MC68HC908JK1 Datasheet, PDF (89/210 Pages) Motorola, Inc – MC68HC908JK1

System Integration Module (SIM)
Low-Power Modes
status register (BSR). If the COP disable bit, COPD, in the mask option
register is logic zero, then the computer operating properly module
(COP) is enabled and remains active in wait mode.
IAB WAIT ADDR
WAIT ADDR + 1
SAME
SAME
IDB
PREVIOUS DATA NEXT OPCODE
SAME
SAME
R/W
NOTE: Previous data can be operand data or the WAIT opcode, depending on the
last instruction.
Figure 7-15. Wait Mode Entry Timing
Figure 7-16 and Figure 7-17 show the timing for WAIT recovery.
IAB
$6E0B
$6E0C $00FF $00FE $00FD $00FC
IDB $A6 $A6
$A6
$01
$0B
$6E
EXITSTOPWAIT
NOTE: EXITSTOPWAIT = RST pin OR CPU interrupt OR break interrupt
Figure 7-16. Wait Recovery from Interrupt or Break
IAB
$6E0B
RSTVCTH RSTVCTL
IDB $A6 $A6
$A6
RST
2OSCOUT
Figure 7-17. Wait Recovery from Internal Reset
MC68H(R)C908JL3 — Rev. 1.0
MOTOROLA
System Integration Module (SIM)
Technical Data
89