English
Language : 

M37733MHBXXXFP Datasheet, PDF (50/89 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PRELIMINARY NSootimcee: pTahriasmisentroict alimfinitsalasrpeescuifbicjeactitotno. change.
MITSUBISHI MICROCOMPUTERS
M37733MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PM1
PM0
Port
Mode
E
Port P0
P07
P00
E
BYTE =“L”
P17
P10
BYTE =“H”
E
BYTE =“L”
P27
P20
BYTE =“H”
E
P33
Port P3
P30
0
0
Single-chip Mode
0
1
Memory Expantion Mode
1
0
Microprocessor
Mode
1
1
Evaluation Chip Mode
I/O Port
(Note) E
P07
P00
Address A7~A0
(Note)
Same as left
Same as left
I/O Port
I/O Port
E
A15~A8
P17
Address Data(odd)
P10
E
P17
Address A15~A8
P10
E
P27 A23~A16
Address
P20
Data
(even)
E
A23~A16
P27
Address Data
P20
(even, odd)
E
Same as left
Same as left
Same as left
E
A15~A8
P17
Address Data(odd)
P10
Ports P4, P5 and their direction
registers are treated as 16-bit wide
bus.
Same as left
Same as left
Same as left
E
A23~A16
P27
Address Data
P20
(even, odd)
Ports P4, P5 and their direction
registers are treated as 16-bit wide
bus.
I/O Port
P33
HLDA
P32
ALE
P31
BHE
P30
R/W
Same as left
Same as left
E
E
E
P47
P47
P47
I/O Port
P40
I/O Port
P42
P46
Port P4
In this case, bit 7 of the processor
mode register 0 is “0”
P42
φ1
Same as above except P42
In this case, bit 7 of the processor
mode register 0 is “1”
P41
RDY
P40
HOLD
In this case, bit 7 of the processor
mode register 0 is “0”
P42
φ1
Same as above except P42
In this case, bit 7 of the processor
mode register 0 is “1”
Same as left P45
except for port
P42 which out- P44
puts φ 1 inde-
pendent of bit P43
7 of the pro-
cessor mode P42
register 0 (Note)
P41
P40
Fig. 58 Relationship between ports P0 to P4 and processor modes
DBC
VPA
VDA
QCL
MX
φ1
RDY
HOLD
Note.
The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the E signal output in the single-chip
mode and the φ 1 output in the microprocessor mode. In the memory expansion mode or the microprocessor mode, signal E can also
be fixed to “H” when the internal memory area is accessed.
50