M37733MHBXXXFP Datasheet, PDF (5/89 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

PRELIMINARY _{NSootimcee: pTahriasmisentroict} ^{alimfinitsalasrpeescuifbicjeactitotno. change.}
MITSUBISHI MICROCOMPUTERS
M37733MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
BASIC FUNCTION BLOCKS
The M37733MHBXXXFP contains the following peripheral devices
on a single chip: ROM, RAM, CPU, bus interface unit, timers, serial
I/O, A-D converter, I/O ports, clock generating circuit and others. Each
of these devices is described below.
MEMORY
The memory map is shown in Figure 1. The address space has a
capacity of 16 Mbytes and is allocated to addresses from 016 to
FFFFFF16. The address space is divided by 64-Kbyte unit called bank.
The banks are numbered from 016 to FF16.
Built-in ROM, RAM and control registers for internal peripheral devices
are assigned to banks 016 and 116.
The 124-Kbyte area from addresses 100016 to 1FFFF16 is the built-in
ROM. Addresses FFD616 to FFFF16 are the RESET and interrupt
vector addresses and contain the interrupt vectors. Refer to the section
on interrupts for details.
The 3968-byte area allocated to addresses from 8016 to FFF16 is the
built-in RAM. In addition to storing data, the RAM is used as stack
during a subroutine call or interrupts.
Peripheral devices such as I/O ports, A-D converter, serial I/O, timer,
and interrupt control registers are allocated to addresses from 016 to
7F16.
Additionally, the internal ROM and RAM area can be modified by
software. Refer to the section on ROM area modification function for
details.
A 256-byte direct page area can be allocated anywhere in bank 016
by using the direct page register (DPR). In the direct page addressing
mode, the memory in the direct page area can be accessed with two
words. Hence program steps can be reduced.
Bank 016
00000016
00FFFF16
01000016
Bank 116
01FFFF16
Bank FE16
FE000016
Bank FF16
FEFFFF16
FF000016
FFFFFF16
00000016
00007F16
00008016
Internal RAM
3968 bytes
000FFF16
00100016
00FFD616
00FFFF16
Internal ROM
124 Kbytes
01FFFF16
00000016
Internal peripheral
devices
control registers
refer to Fig. 2 for
detail information
00007F16
Interrupt vector table
00FFD616 _{A-D/UART2 trans./rece.}
UART1 transmission
UART1 receive
UART0 transmission
UART0 receive
Timer B2
Timer B1
Timer B0
Timer A4
Timer A3
Timer A2
Timer A1
Timer A0
INT2/Key input
INT 1
INT 0
Watchdog timer
DBC
BRK instruction
00FFFE16
Zero divide
RESET
Note. Internal ROM and RAM area can be modified. (Refer to the section on ROM area modification function.)
Fig. 1 Memory map
5