M37733MHBXXXFP Datasheet, PDF (28/89 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

PRELIMINARY _{NSootimcee: pTahriasmisentroict} ^{alimfinitsalasrpeescuifbicjeactitotno. change.}
MITSUBISHI MICROCOMPUTERS
M37733MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
When timer Bi is read, the contents of the reload register is read.
Note that, in this mode, the interval from the fall of the TBiIN pin input
signal to the next rise or from the rise to the next fall must be at least
two cycles of the timer count source.
Timer Bi overflow flag which is bit 5 of the timer Bi mode register is
set to “1” when the timer Bi counter reaches 000016. This flag is cleared
by writing to the corresponding timer Bi mode register. By reading
this flag, the reason why the interrupt request signal is generated,
which is the completion of measurement or the counter overflow, can
be detected. An interrupt request signal may occur because the
counter value is particularly undefined just after counting starts.
Accordingly, make sure to detect the occurrence reason of an interrupt
request signal with the timer Bi overflow flag. This flag is “1” at reset.
When using timer B2 as the clock timer and using timer B1 in the
internal connect mode, functions in this mode are lost.
7 65 43 21 0
0
10
Addresses
Timer B0 mode register 5B16
Timer B1 mode register 5C16
Timer B2 mode register 5D16
1 0 : Always “10” in pulse period
measurement/pulse width
measurement mode
0 0 : Count from the falling edge of
input signal to the next falling one
0 1 : Count from the rising edge of
input signal to the next rising one
1 0 : Count from the falling edge of input
signal to the next rising one
and from the rising edge to the
next falling one
0 : Always “0” in pulse period
measurement/pulse width
measurement mode (timer B0)
! : Not used in pulse period
measurement/pulse width
measurement mode
(timers B1, B2)
Timer Bi overflow flag
Clock source selection bit
0 0 : Select f2
0 1 : Select f16
1 0 : Select f64
1 1 : Select f512
Fig. 32 Timer Bi mode register bit configuration during pulse period
measurement/pulse width measurement mode
Selected clock
source fi
TBiIN
Reload register←Counter
Counter←0
Count start flag
Interrupt request signal
Fig. 33 Pulse period measurement mode operation (example of measuring the interval from the falling edge to next falling one)
28