English
Language : 

XPGA Datasheet, PDF (45/89 Pages) Lattice Semiconductor – The ispXPGA architecture
Lattice Semiconductor
ispXPGA Family Data Sheet
ispXPGA Logic Signal Connections: 256-Ball fpBGA
256-fpBGA Ball
C2
-
D2
B1
-
C1
D3
E3
D1
-
E1
E2
F2
F1
-
G1
F3
-
G2
E4
F4
H1
-
J1
H2
G3
-
G4
H4
H3
J4
J2
J3
-
H5
J5
K1
-
L1
K4
L4
K3
Signal Name
BK0_IO2
GND (Bank 0)
BK0_IO3
BK0_IO6
-
BK0_IO7
BK0_IO8
BK0_IO9
BK0_IO10
GND (Bank 0)
BK0_IO11
BK0_IO12
BK0_IO13
BK0_IO14
-
BK0_IO15
BK0_IO18
GND (Bank 0)
BK0_IO19
BK0_IO20
BK0_IO21
BK0_IO22
-
BK0_IO23
BK0_IO24
BK0_IO25
GND (Bank 0)
GCLK0
GCLK1
VCCP0
GNDP0
GCLK2
GCLK3
GND (Bank 1)
BK1_IO0
BK1_IO1
BK1_IO2
-
BK1_IO3
BK1_IO4
BK1_IO5
BK1_IO6
LFX200
Second
Function
HSI0A_SOUTP
-
HSI0A_SOUTN
HSI0A_SINP
-
HSI0A_SINN
-
VREF0
HSI0B_SOUTP
-
HSI0B_SOUTN
-
-
HSI0B_SINP
-
HSI0B_SINN
PLL_FBK0
-
PLL_RST1
-
PLL_FBK1
PLL_RST0
-
-
CLK_OUT0
CLK_OUT1
-
-
-
-
-
-
-
-
CLK_OUT2
CLK_OUT3
SS_CLKOUT0P
-
SS_CLKOUT0N
PLL_FBK2
PLL_FBK3
SS_CLKIN0P
LVDS Pair/
Polarity
1P
-
1N
3P
-
3N
4P
4N
5P
-
5N
6P
6N
7P
-
7N
9P
-
9N
10P
10N
11P
-
11N
12P
12N
-
LVDSCLK0
LVDSCLK0
-
-
LVDSCLK1
LVDSCLK1
-
13P
13N
14P
-
14N
15P
15N
16P
Signal Name
BK0_IO0
-
BK0_IO1
BK0_IO4
GND (Bank 0)
BK0_IO5
BK0_IO6
BK0_IO7
BK0_IO8
-
BK0_IO9
BK0_IO10
BK0_IO11
BK0_IO12
GND (Bank 0)
BK0_IO13
BK0_IO14
-
BK0_IO15
BK0_IO16
BK0_IO17
BK0_IO18
GND (Bank 0)
BK0_IO19
BK0_IO20
BK0_IO21
-
GCLK0
GCLK1
VCCP0
GNDP0
GCLK2
GCLK3
-
BK1_IO0
BK1_IO1
BK1_IO2
GND (Bank 1)
BK1_IO3
BK1_IO4
BK1_IO5
BK1_IO6
LFX125
Second
Function
HSI0A_SOUTP
-
HSI0A_SOUTN
HSI0A_SINP
-
HSI0A_SINN
-
VREF0
HSI0B_SOUTP
-
HSI0B_SOUTN
-
-
HSI0B_SINP
-
HSI0B_SINN
PLL_FBK0
-
PLL_RST1
-
PLL_FBK1
PLL_RST0
-
-
CLK_OUT0
CLK_OUT1
-
-
-
-
-
-
-
-
CLK_OUT2
CLK_OUT3
SS_CLKOUT0P
-
SS_CLKOUT0N
PLL_FBK2
PLL_FBK3
SS_CLKIN0P
LVDS Pair/
Polarity
0P
-
0N
2P
-
2N
3P
3N
4P
-
4N
5P
5N
6P
-
6N
7P
-
7N
8P
8N
9P
-
9N
10P
10N
-
LVDSCLK0
LVDSCLK0
-
-
LVDSCLK1
LVDSCLK1
-
11P
11N
12P
-
12N
13P
13N
14P
45