XPGA Datasheet, PDF (18/89 Pages) Lattice Semiconductor – The ispXPGA architecture

Lattice Semiconductor
ispXPGA Family Data Sheet
High Speed Serial Interface Block (sysHSI Block)
The High Speed Serial Interface (sysHSI) allows high speed serial data transfer over a pair of LVDS I/O. The
ispXPGA devices have multiple sysHSI blocks.
Each sysHSI block has two SERDES blocks which contain two main sub-blocks, Transmitter (with a serializer) and
Receiver (with a deserializer) including Clock/Data Recovery Circuit (CDR). Each SERDES can be used as a full
duplex channel. The two SERDES in sysHSI blocks share a common clock and must operate at the same nominal
frequency. Figure 20 shows the sysHSI block.
Device features support two data coding modes: 10B/12B and 8B/10B (for use with other encoding schemes, see
Lattice’s sysHSI technical notes). The encoding and decoding of the 10B/12B standard are performed within the
sysHSI block. For the 8B/10B standard, the symbol boundaries are aligned internally but the encoding and decod-
ing are performed outside the sysHSI block.
Each SERDES block receives a single high speed serial data input stream (with embedded clock) from an input,
and provide a low speed 10-bit wide data stream and a recovered clock to the device. For transmitting, SERDES
converts a 10-bit wide low-speed data stream to a single high-speed data stream with embedded clock for output.
Additionally, multiple sysHSI blocks can be grouped together to form a source synchronous interface of 1-10 chan-
nels.
Table 7 shows the clock sources available for the REFCLKs of the different sysHSI blocks. The Signal Description
table in this data sheet provides the descriptions of the sysHSI block inputs and outputs.
For more information on the SERDES/CDR, refer to Lattice technical note number TN1020, sysHSI Usage Guide-
lines.
Figure 20. sysHSI Block Diagram
SOUT
SIN
sysIO
SERDES(HSI#A)
Serializer
Deserializer and Clock/Data Recovery
SS_CLKOUT
SS_CLKIN
CSPLL
SIN
SOUT
Deserializer and Clock/Data Recovery
Serializer
SERDES(HSI#B)
10 TXD
10 _RXD
RECCLK
CDRLOCK
LOSS
SYDT
EXLOSS
CDRRST
CAL
CSLOCK
REFCLK
EXLOSS
CDRRST
SYDT
LOSS
CDRLOCK
RECCLK
10 RXD
10 TXD
From PICs
To PICs
To PICs
To PICs
To PICs
To PICs
From PICs
From PICs
From PICs
To PICs
From Global
Clock Tree
From PICs
From PICs
To PICs
To PICs
To PICs
To PICs
To PICs
From PICs
18