HYB25D256400BT Datasheet, PDF (37/77 Pages) Infineon Technologies AG – 256-Mbit Double Data Rate SDRAM, Die Rev. B

HYB25D256[400/800/160]B[T/C](L)
256-Mbit Double Data Rate SDRAM, Die Rev. B
Write to Read: Interrupting (CAS Latency = 2; Burst Length = 8)
CK
CK
Command
Address
DQS
DQ
DM
Maximum DQSS
T1
T2
T3
T4
T5
T6
Write
NOP
NOP
BAa, COL b
t_DQSS (max)
DIa- b
NOP
Read
NOP
t_WTR
BAa, COL n
CL = 2
1
1
CK
CK
Command
Address
DQS
DQ
DM
Minimum DQSS
T1
T2
T3
T4
T5
T6
Write
NOP
NOP
BAa, COL b
t_DQSS (min)
DI a-b
NOP
Read
NOP
t_WTR
BAa, COL n
CL = 2
1
1
DI a-b = data in for bank a, column b.
An interrupted burst is shown, 4 data elements are written.
3 subsequent elements of data in are applied in the programmed order following DI a-b.
t_WTR is referenced from the first positive CK edge after the last data in pair.
The Read command masks the last 2 data elements in the burst.
A10 is Low with the Write command (Auto Precharge is disabled).
The Read and Write commands are not necessarily to the same bank.
1 = These bits are incorrectly written into the memory array if DM is low.
Don’t Care
Page 37 of 77
2003-01-09, V1.1