 English |
|
|
|
|
|
|
|
| H27UAG8T2B Datasheet, PDF (29/61 Pages) Hynix Semiconductor – 16Gb (2048M x 8bit) NAND Flash | |||
| |||
| ◁ |
3.13. Cache Read Operation Timings
â Figure 18. Cache read operation timings
Release
H27UAG8T2B Series
16Gb (2048M x 8bit) NAND Flash
Notes:
1.
2.
The column address will be reset to 0 by the 31h/3Fh command input.
Cache read operation is available only within a block.
Rev 1.0 / Aug. 2010
29
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese