English
Language : 

K61P256M120SF3_1210 Datasheet, PDF (51/94 Pages) Freescale Semiconductor, Inc – K61 Sub-Family
Peripheral operating requirements and behaviors
6.6 Analog
6.6.1 ADC electrical specifications
The 16-bit accuracy specifications listed in Table 29 and Table 30 are achievable on the
differential pins ADCx_DP0, ADCx_DM0.
The ADCx_DP2 and ADCx_DM2 ADC inputs are connected to the PGA outputs and are
not direct device pins. Accuracy specifications for these pins are defined in Table 31 and
Table 32.
All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy
specifications.
6.6.1.1 16-bit ADC operating conditions
Table 29. 16-bit ADC operating conditions
Symbol
VDDA
ΔVDDA
ΔVSSA
VREFH
VREFL
VADIN
Description
Supply voltage
Supply voltage
Ground voltage
ADC reference
voltage high
ADC reference
voltage low
Input voltage
Conditions
Absolute
Delta to VDD (VDD-VDDA)
Delta to VSS (VSS - VSSA)
• 16-bit differential mode
• All other modes
VADIN
CADIN
Input voltage
Input capacitance
• 16-bit mode
• 8-/10-/12-bit modes
Min.
1.71
-100
-100
1.13
VSSA
VREFL
VREFL
VREFL
—
—
Typ.1
—
0
0
VDDA
VSSA
—
—
—
8
4
Max.
3.6
+100
+100
VDDA
VSSA
31/32 *
VREFH
VREFH
VREFH
10
5
RADIN
RAS
Input resistance
Analog source
resistance
13-/12-bit modes
fADCK < 4 MHz
—
2
5
—
—
5
fADCK
fADCK
ADC conversion
clock frequency
ADC conversion
clock frequency
≤ 13-bit mode
16-bit mode
1.0
—
18.0
2.0
—
12.0
Table continues on the next page...
Unit
V
mV
mV
V
V
V
V
pF
kΩ
kΩ
MHz
MHz
Notes
2
2
3
4
4
K61 Sub-Family Data Sheet, Rev. 4, 10/2012.
Freescale Semiconductor, Inc.
51