MC7457RX1267LC Datasheet, PDF (43/71 Pages) Freescale Semiconductor, Inc – Microprocessor

Pinout Listings
Table 17. Pinout Listing for the MPC7457, 483 CBGA Package (continued)
Signal Name
Pin Number
Active
I/O
I/F Select ¹ Notes
TDI
E4
High
Input
BVSEL
7
TDO
H1
High
Output
BVSEL
TEA
T1
Low
Input
BVSEL
TEST[0:5]
B10, H6, H10, D8, F9, F8
—
Input
BVSEL
13
TEST[6]
A9
—
Input
BVSEL
10
TMS
K4
High
Input
BVSEL
7
TRST
C1
Low
Input
BVSEL 7, 16
TS
P5
Low
I/O
BVSEL
3
TSIZ[0:2]
L1,H3,D1
High
Output
BVSEL
TT[0:4]
F1, F4, K8, A5, E1
High
I/O
BVSEL
WT
L2
Low
Output
BVSEL
V_DD
J9, J11, J13, J15, K10, K12, K14, L9, L11, L13, L15,
—
—
N/A
M10, M12, M14, N9, N11, N13, N15, P10, P12, P14
VDD_SENSE[0:1] G11, J8
—
—
N/A
17
Notes:
1. OV_DD supplies power to the processor bus, JTAG, and all control signals except the L3 cache controls (L3CTL[0:1]); GV_DD
supplies power to the L3 cache interface (L3ADDR[0:17], L3DATA[0:63], L3DP[0:7], L3_ECHO_CLK[0:3], and L3_CLK[0:1])
and the L3 control signals L3_CNTL[0:1]; and V_DD supplies power to the processor core and the PLL (after filtering to become
AV_DD). For actual recommended value of V_in or supply voltages, see Table 4.
2. Unused address pins must be pulled down to GND.
3. These pins require weak pull-up resistors (for example, 4.7 kΩ) to maintain the control signals in the negated state after they
have been actively negated and released by the MPC7457 and other bus masters.
4. This signal selects between MPX bus mode (asserted) and 60x bus mode (negated) and will be sampled at HRESET going
high.
5. This signal must be negated during reset, by pull up to OV_DD or negation by ¬HRESET (inverse of HRESET), to ensure
proper operation.
6. See Table 3 for bus voltage configuration information. If used, pull-down resistors should be less than 250 Ω.
7. Internal pull up on die.
8. Ignored in 60x bus mode.
9. These signals must be pulled down to GND if unused or if the MPC7457 is in 60x bus mode.
10.These input signals for factory use only and must be pulled down to GND for normal machine operation.
11.Power must be supplied to GV_DD, even when the L3 interface is disabled or unused.
12.This test signal is recommended to be tied to HRESET; however, other configurations will not adversely affect performance.
13.These input signals are for factory use only and must be pulled up to OV_DD for normal machine operation.
14.These signals are for factory use only and must be left unconnected for normal machine operation.
15.This pin can externally cause a performance monitor event. Counting of the event is enabled via software.
16.This signal must be asserted during reset, by pull down to GND or assertion by HRESET, to ensure proper operation.
17.These pins are internally connected to V_DD. They are intended to allow an external device to detect the core voltage level
present at the processor core. If unused, they must be connected directly to V_DD or left unconnected.
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
43