EPM240_10 Datasheet, PDF (48/88 Pages) Altera Corporation – MAX II Device Family Data

3–6
Chapter 3: JTAG and In-System Programmability
In System Programmability
Table 3–4 shows the programming times for MAX II devices using in-circuit testers to
execute the algorithm vectors in hardware. Software-based programming tools used
with download cables are slightly slower because of data processing and transfer
limitations.
Table 3–4. MAX II Device Family Programming Times
Description
Erase + Program (1 MHz)
Erase + Program (10 MHz)
Verify (1 MHz)
Verify (10 MHz)
Complete Program Cycle (1 MHz)
Complete Program Cycle (10 MHz)
EPM240 EPM570
EPM240G EPM570G EPM1270 EPM2210
EPM240Z EPM570Z EPM1270G EPM2210G Unit
1.72
2.16
2.90
3.92
sec
1.65
1.99
2.58
3.40
sec
0.09
0.17
0.30
0.49
sec
0.01
0.02
0.03
0.05
sec
1.81
2.33
3.20
4.41
sec
1.66
2.01
2.61
3.45
sec
UFM Programming
The Quartus II software, with the use of POF, Jam, or JBC files, supports
programming of the user flash memory (UFM) block independent of the logic array
design pattern stored in the CFM block. This allows updating or reading UFM
contents through ISP without altering the current logic array design, or vice versa. By
default, these programming files and methods will program the entire flash memory
contents, which includes the CFM block and UFM contents. The stand-alone
embedded Jam STAPL player and Jam Byte-Code Player provides action commands
for programming or reading the entire flash memory (UFM and CFM together) or
each independently.
f For more information, refer to the Using Jam STAPL for ISP via an Embedded Processor
chapter in the MAX II Device Handbook.
In-System Programming Clamp
By default, the IEEE 1532 instruction used for entering ISP automatically tri-states all
I/O pins with weak pull-up resistors for the duration of the ISP sequence. However,
some systems may require certain pins on MAX II devices to maintain a specific DC
logic level during an in-field update. For these systems, an optional in-system
programming clamp instruction exists in MAX II circuitry to control I/O behavior
during the ISP sequence. The in-system programming clamp instruction enables the
device to sample and sustain the value on an output pin (an input pin would remain
tri-stated if sampled) or to explicitly set a logic high, logic low, or tri-state value on
any pin. Setting these options is controlled on an individual pin basis using the
Quartus II software.
f For more information, refer to the Real-Time ISP and ISP Clamp for MAX II Devices
chapter in the MAX II Device Handbook.
MAX II Device Handbook
© October 2008 Altera Corporation