English
Language : 

AK4695 Datasheet, PDF (79/107 Pages) Asahi Kasei Microsystems – 24bit 4ch CODEC with MIC/HP/SPK/LINE-AMP
[AK4695]
■ Register Definitions
Addr Register Name
D7
D6
D5
D4
D3
D2
D1
D0
00H Clock Mode & Audio I/F DCLKE DCLKP DIF1
DIF0
FS3
FS2
FS1
FS0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
1
0
0
0
1
0
FS3-0: Sampling Frequency Setting (Table 2)
Default: “0010” (256fs: 32kHz < fs ≤ 48kHz)
DIF1-0: Audio Interface Format (Table 5)
Default: “10” (24bit Left justified)
DCLKP: Data Latching Edge Select
0: Lch data is latched on the DMCLK rising edge (“”). (default)
1: Lch data is latched on the DMCLK falling edge (“”).
DCLKE: DMCLK pin Output Clock Control
0: “L” Output (default)
1: 64fs Output
Addr
01H
Register Name
VCOM & Timer
R/W
Default
D7
D6
D5
D4
D3
PMVCM DVTMB DVTMA SMTM
1
R/W
R/W
R/W
R/W
R
0
1
1
1
1
D2
D1
D0
1
ADPSM ADRST
R
R/W
R/W
1
0
0
ADRST: ADC Initial Cycle Setting
0: 1059/fs (default)
1: 267/fs
ADPSM: ADC Low Power Consumption Mode
0: Normal Operation (default)
1: Low Power Consumption Operation
SMTM: Soft Mute Transition Time Setting
0: 240/fs
1: 480/fs (default)
DVTMA: Digital Volume A Soft Transition Time Setting
0: 256/fs
1: 512/fs (default)
This is the transition time between DVLA7-0 bits = FFH and 00H.
DVTMB: Digital Volume B Soft Transition Time Setting
0: 256/fs
1: 512/fs (default)
This is the transition time between DVLB7-0 bits = FFH and 00H.
PMVCM: VCOM Power Management
0: Power down (default)
1: Power up
PMVCM bit must be “1” when one of bocks is powered-up. PMVCM bit can only be “0” when all power
management bits are “0”.
MS1463-E-01
- 79 -
2014/12