W90210F Datasheet, PDF (2/67 Pages) Winbond – PA-RISC EMBEDDED CONTROLLER

W90210F
Table of Contents
TABLE OF CONTENTS
2
1. GENERAL DESCRIPTION
5
2. FEATURES
6
3. W90210F 208-PIN PQFP PIN CONFIGURATION
7
4. W90210F PIN DESCRIPTION
8
5. W90210F CPU CORE
12
5.1 Architecture
12
5.1.1 PA-RISC Rev. 1.1 third edition
12
5.1.2 Level 0 implementation
12
5.1.3 Multimedia Extension Instruction Set
12
5.2 CPU resources
12
5.2.1 General registers
12
5.2.2 Shadow registers
13
5.2.3 Processor Status Word (PSW)
13
5.2.4 Control registers
14
5.2.5 W90210F External Interrupt Request register (EIRR; CR23)
15
5.2.6 AIRs (Architecture Invisible Registers)
15
5.3 Implementation of the PA-RISC instructions
15
5.3.1 Implementation of Level 0 instructions
16
5.3.2 Implementation of cache-related instructions
16
5.3.3 PA-RISC multimedia extension instruction set
17
5.3.4 DIAG instruction
17
5.4. Debug Special Function Unit
19
5.5 Addressing and access control
20
5.5.1 Memory and I/O space
20
5.5.2 RESET addresses
20
5.5.3 Access control
20
5.6 Interruptions
21
6. PIPELINE ARCHITECTURE
22
2
The above information is the exclusive intellectual property of Winbond Electronics Corp. and shall not be disclosed, distributed or reproduced without permission from Winbond.
Version 1.4, 10/8/97