NS32FV100 Datasheet, PDF (58/96 Pages) Texas Instruments – NS32FX100 NS32FV100 NS32FX200 System Controller

3 0 System Interface (Continued)
te^{TL EE 11331–42}
FIGURE 3-10 Zone 2 (DRAM) Read Transaction Zero Wait State
bsole _{( ) Note OE or WEi according to other Zone 0 or Zone 1 access figures}
O^{FIGURE 3-11 Zones 0 1 Access Delayed by a Refresh Transaction (No Wait)}
TL EE 11331 – 43
57