DS90UH926Q-Q1 Datasheet, PDF (46/58 Pages) Texas Instruments – 720p 24-Bit Color FPD-Link III Deserializer With HDCP

DS90UH926Q-Q1
SNLS337K – OCTOBER 2010 – REVISED JANUARY 2015
8 Application and Implementation
www.ti.com
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DS90UH926Q-Q1, in conjunction with the DS90UH925Q-Q1, is intended for interface between a HDCP
compliant host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888) and high definition
(720p) digital video format. It allows to receive a three 8-bit RGB stream with a pixel rate up to 85 MHz together
with three control bits (VS, HS and DE) and three I2S-bus audio stream with an audio sampling rate up to 192
kHz. The included HDCP 1.3 compliant cipher block allows the authentication of the DS90UH926Q, which
decrypts both video and audio contents. The keys are pre-loaded by TI into Non-Volatile Memory (NVM) for
maximum security.
8.1.1 Display Application
The deserializer is expected to be located close to its target device. The interconnect between the deserializer
and the target device is typically in the 1 to 3 inch separation range. The input capacitance of the target device is
expected to be in the 5 to 10 pF range. Take care of the PCLK output trace as this signal is edge-sensitive and
strobes the data. It is also assumed that the fanout of the deserializer is up to three in the repeater mode. If
additional loads need to be driven, a logic buffer or mux device is recommended.
8.2 Typical Application
Figure 24 shows a typical application of the DS90UH926Q-Q1 deserializer for an 85 MHz 24-bit Color Display
Application. inputs utilize 0.1-μF coupling capacitors to the line and the deserializer provides internal termination.
Bypass capacitors are placed near the power supply pins. At a minimum, seven 0.1-μF capacitors and two 4.7-
μF capacitors should be used for local device bypassing. Ferrite beads are placed on the power lines for
effective noise suppression. Because the device in the Pin/STRAP mode, two 10-kΩ pullup resistors are used on
the parallel output bus to select the desired device features.
The interface to the target display is with 3.3-V LVCMOS levels, thus the V_DDIO pins are connected to the 3.3-V
rail. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.
46
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: DS90UH926Q-Q1