DS90UH926Q-Q1 Datasheet, PDF (30/58 Pages) Texas Instruments – 720p 24-Bit Color FPD-Link III Deserializer With HDCP

DS90UH926Q-Q1
SNLS337K – OCTOBER 2010 – REVISED JANUARY 2015
www.ti.com
upstream
Transmitter
I2C
I2C
Master
HDCP Receiver
DS90UH926Q-Q1
Parallel
LVCMOS
I2S Audio
HDCP Transmitter
DS90UH925Q-Q1
I2C
Slave
HDCP Transmitter
DS90UH925Q-Q1
I2C
Slave
downstream
Receiver
or
Repeater
downstream
Receiver
or
Repeater
FPD-Link III interfaces
Figure 21. HDCP 1:2 Repeater Configuration
7.4.4.1 Repeater Connections
The HDCP Repeater requires the following connections between the HDCP Receiver and each HDCP
Transmitter Figure 22.
1. Video Data – Connect PCLK, RGB and control signals (DE, VS, HS).
2. I2C – Connect SCL and SDA signals. Both signals should be pulled up to V_DD33 with 4.7 kΩ resistors
3. Audio – Connect I2S_CLK, I2S_WC, and I2S_DA signals.
4. IDx pin – Each HDCP Transmitter and Receiver must have an unique I2C address.
5. MODE_SEL pin – All HDCP Transmitter and Receiver must be set into the Repeater Mode.
6. Interrupt pin– Connect DS90UH926Q-Q1 INTB_IN pin to DS90UH925Q-Q1 INTB pin. The signal must be
pulled up to V_DDIO.
DS90UH926Q-Q1
DS90UH925Q-Q1
R[7:0]
G[7:0]
B[7:0]
DE
VS
HS
VDD33
I2S_CLK
I2S_WC
I2S_DA
MODE_SEL
Optional
VDDIO
R[7:0]
G[7:0]
B[7:0]
DE
VS
HS
I2S_CLK
I2S_WC
I2S_DA
MODE_SEL
VDD33
VDD33
ID[x]
INTB_IN
SDA
SCL
VDD33
INTB
SDA
SCL
VDD33
ID[x]
Figure 22. HDCP Repeater Connection Diagram
30
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: DS90UH926Q-Q1