DS90UH926Q-Q1 Datasheet, PDF (44/58 Pages) Texas Instruments – 720p 24-Bit Color FPD-Link III Deserializer With HDCP

DS90UH926Q-Q1
SNLS337K – OCTOBER 2010 – REVISED JANUARY 2015
www.ti.com
Register Maps (continued)
ADD
(dec)
192
ADD Register
(hex) Name
0xC0 HDCP_DBG
193 0xC1 HDCP_DBG2
196 0xC4 HDCP Status
224 0xE0 RPTR TX0
225 0xE1 RPTR TX1
226 0xE2 RPTR TX2
Table 11. Serial Control Bus Registers (continued)
Bit(s)
7:4
3
2
1
0
7:2
1
0
7:2
1
0
7:1
0
7:1
0
7:1
0
Register
Type
R
R
R
R
RW
R
R
R
R
R
R
R
Default Function
(hex)
0x00
RGB_CHK
SUM_EN
FC_TEST
MODE
TMR_
SPEEDUP
HDCP_I2C
_FAST
0x00
NO_
DECRYPT
0x00
RGB_CHK
SUM_ERR
HDCP
Status
0x0 HDCP
Serializer
Port 0
Address
0x00
HDCP
Serializer
Port 1
Address
0x00
HDCP
Serializer
Port 2
Address
Descriptions
Reserved
Enable RBG video line checksum.
1: Enables sending of ones-complement checksum for
each 8-bit RBG data channel following end of each video
data line.
0: Checksum disabled
Set via the HDCP_DBG register in the HDCP Transmitter.
Frame Counter Testmode:
1: Speeds up frame counter used for Pj and Ri verification.
When set to a 1, Pj is computed every 2 frames and Ri is
computed every 16 frames.
0: Pj is computed every 16 frames and Ri is computed
every 128 frames.
Set via the HDCP_DBG register in the HDCP Transmitter.
Timer Speedup:
1: Speed up HDCP authentication timers.
0: Standard authentication timing
Set via the HDCP_DBG register in the HDCP Transmitter.
HDCP I2C Fast mode Enable:
1: Enable the HDCP I2C Master in the HDCP Receiver to
operation with Fast mode timing.
0:Tthe I2C Master will operate with Standard mode timing.
Set via the HDCP_DBG register in the HDCP Transmitter.
Reserved
No Decrypt:
1: The HDCP Receiver outputs the encrypted data on the
RGB pins. All other functions will work normally. This
provides a simple way of showing that the link is
encrypted.
0: Normal Operation
Reserved
Reserved
RGB Checksum Error Detected:
If RGB Checksum in enabled through the HDCP
Transmitter HDCP_DBG register, this bit will indicate if a
checksum error is detected. This register may be cleared
by writing any value to this register.
HDCP Authenticated:
Indicates the HDCP authentication has completed
successfully. The controller may now send video data
requiring content protection. This bit will be cleared if
authentication is lost or if the controller restarts
authentication.
Serializer Port 0 I2C Address:
Indicates the I2C address for the Repeater Serializer Port.
Serializer Port 0 Valid:
Indicates that the HDCP Repeater has a Serializer port at
the I2C Address identified by upper 7 bits of this register.
Serializer Port 1 I2C Address: Indicates the I2C address
for the Repeater Serializer Port.
Serializer Port 1 Valid: Indicates that the HDCP Repeater
has a Serializer port at the I2C Address identified by upper
7 bits of this register.
Serializer Port 2 I2C Address: Indicates the I2C address
for the Repeater Serializer Port.
Serializer Port 2 Valid: Indicates that the HDCP Repeater
has a Serializer port at the I2C Address identified by upper
7 bits of this register.
44
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: DS90UH926Q-Q1