DS90UB926Q-Q1 Datasheet, PDF (18/57 Pages) Texas Instruments – 5- to 85-MHz 24-Bit Color FPD-Link III Deserializer With Bidirectional Control Channel

DS90UB926Q-Q1
SNLS422B – JULY 2012 – REVISED JANUARY 2015
Feature Description (continued)
www.ti.com
PCLK
IN
HS/VS/DE
IN
Latency
PCLK
OUT
HS/VS/DE
OUT
Pulses 1 or 2
PCLKs wide
Filetered OUT
Figure 13. Video Control Signal Filter Waveform
7.3.7 EMI Reduction Features
7.3.7.1 Spread Spectrum Clock Generation (SSCG)
The DS90UB926Q-Q1 provides an internally generated spread spectrum clock (SSCG) to modulate its outputs.
Both clock and data outputs are modulated. This will aid to lower system EMI. Output SSCG deviations to ±2.5%
(5% total) at up to 100-kHz modulations are available. This feature may be controlled by register. See Table 1,
Table 2, and Table 11.
Frequency
F_PCLK+
F_PCLK
F_PCLK-
fdev(max)
fdev(min)
Time
1/fmod
Figure 14. SSCG Waveform
Table 1. SSCG Configuration
LFMODE = L (15 - 85 MHz)
SSCG CONFIGURATION (0x2C) LFMODE = L (15 - 85 MHz)
SSC[2]
SSC[1]
L
L
L
L
L
H
L
H
H
L
H
L
H
H
H
H
SSC[0]
L
H
L
H
L
H
L
H
SPREAD SPECTRUM OUTPUT
Fdev (%)
±0.9
±1.2
±1.9
±2.5
±0.7
±1.3
±2.0
±2.5
Fmod (kHz)
PCLK / 2168
PCLK / 1300
18
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: DS90UB926Q-Q1