|
DS90UB914ATRHSTQ1 Datasheet, PDF (17/68 Pages) Texas Instruments – DS90UB913A-Q1/DS90UB914A-Q1 25 to100 MHz 10/12-Bit | |||
|
◁ |
DS90UB913A-Q1, DS90UB914A-Q1
www.ti.com
SNLS443A â MAY 2013 â REVISED JUNE 2013
ELECTRICAL CHARACTERISTICS (1) (2) (3)
DESERIALIZER SWITCHING CHARACTERISTICS
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Pin/Freq.
Min
tRCP
Receiver Output
10âbit mode
PCLK
Clock Period
12âbit high frequency mode
(Figure 20)
10
13.33
12âbit low frequency mode
10
tPDC
PCLK Duty Cycle 10âbit mode
PCLK
45
12âbit high frequency mode
40
12âbit low frequency mode
40
tCLH
LVCMOS Low-to- VDDIO: 1.71V to 1.89V or 3.0V PCLK
High Transition Time to 3.6V,
1.3
tCHL
LVCMOS High-to-
Low Transition Time
CL = 8 pF (lumped load)
Default Registers
(Figure 18 ), (4)
1.3
tCLH
LVCMOS Low-to- VDDIO: 1.71V to 1.89V or 3.0V ROUT[11:0], HS, VS
High Transition Time to 3.6V,
1
tCHL
LVCMOS High-to-
Low Transition Time
CL = 8 pF (lumped load)
Default Registers
(Figure 18 ) ,(4)
1
tROS
ROUT Setup Data to VDDIO: 1.71V to 1.89V or 3.0V ROUT[11:0], HS, VS
PCLK
to 3.6V,
tROH
ROUT Hold Data to
PCLK
CL = 8 pF (lumped load)
Default Registers (Figure 20)
0.38T
0.38T
10âbit mode
154T
tDD
Default Registers
12âbit low frequency
Deserializer Delay Register 0x03h b[0] (RRFB = 1) mode
109T
(Figure 19),(4)
12âbit high frequency
mode
73T
tDDLT
Deserializer Data
Lock Time
With Adaptive Equalization
(Figure 17)
10âbit mode
12âbit low frequency
mode
12âbit high frequency
mode
tRCJ
Receiver Clock Jitter PCLK
SSCG[3:0] = OFF
(4)
10âbit mode
PCLK = 100 MHz
12âbit low frequency
mode
PCLK = 50 MHz
12âbit high frequency
mode
PCLK = 75 MHz
tDPJ
Deserializer Period PCLK
Jitter
SSCG[3:0] = OFF
(5) (4)
10âbit mode
PCLK = 100 MHz
12âbit low frequency
mode
PCLK = 50 MHz
12âbit high frequency
mode
PCLK = 75 MHz
Typ
50
50
50
2
2
2.5
2.5
0.5T
0.5T
15
15
15
20
22
45
170
180
300
Max
Units
40
40
ns
40
55
60
%
60
2.8
ns
2.8
4
ns
4
ns
158T
112T
ns
75T
22
22
ms
22
30
35
ps
90
815
330
ps
515
(1) The Electrical Characteristics tables list verified specifications under the listed Recommended Operating Conditions except as otherwise
modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not
verified.
(2) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground
except VOD, ÎVOD, VTH and VTL which are differential voltages.
(3) Typical values represent most likely parametric norms at 1.8V or 3.3V, TA = +25°C, and at the Recommended Operation Conditions at
the time of product characterization and are not verified.
(4) Specification is verified by characterization and is not tested in production.
(5) tDPJ is the maximum amount the period is allowed to deviate measured over 30,000 samples.
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: DS90UB913A-Q1 DS90UB914A-Q1
|
▷ |