SMJ320C31_07 Datasheet, PDF (15/59 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSORS

SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G − APRIL 1998 − REVISED SEPTEMBER 2006
PARAMETER MEASUREMENT INFORMATION
IOL
Tester Pin _VLoad
Electronics
Output
Under
Test
C_T
IOH
Where:
IOL = 2 mA (all outputs)
IOH = 300 µA (all outputs)
VLOAD = Selected to emulate 50-Ω termination (typical value = 1.54 V).
CT
= 80-pF typical load-circuit capacitance
Figure 4. SMJ320C31 Test Load Circuit
signal transition levels for ’C31 (see Figure 5 and Figure 6)
TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V.
Output transition times are specified as follows:
D For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be
no longer high is 2 V and the level at which the output is said to be low is 1 V.
D For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at
which the output is said to be high is 2 V.
2.4 V
2V
1V
0.6 V
Figure 5. TTL-Level Outputs
Transition times for TTL-compatible inputs are specified as follows:
D For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is
2.1 V and the level at which the input is said to be low is 0.8 V.
D For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is
0.8 V and the level at which the input is said to be high is 2.1 V.
2.1 V
0.8 V
Figure 6. TTL-Level Inputs
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
15