English
Language : 

DS90UB913Q_13 Datasheet, PDF (22/63 Pages) TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS – DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and Deserializer with Bidirectional Control Channel
DS90UB913Q, DS90UB914Q
SNLS420B – JULY 2012 – REVISED APRIL 2013
www.ti.com
Addr
(Hex)
0x00
0x01
0x02
Name
Bits
I2C Device ID
7:1
0
7
6
5
4
Power and Reset
3
2
1
0
Table 1. DS90UB913Q Control Registers
Field
DEVICE ID
SER ID SEL
RSVD
RDS
VDDIO Control
VDDIO MODE
ANAPWDN
RSVD
DIGITAL
RESET1
DIGITAL RESET0
R/W Default Description
7-bit address of Serializer; 0x58'h
(0101_1000X'b) default
RW
0x58'h
0: Device ID is from ID[x]
1: Register I2C Device ID overrides ID[x]
Reserved
Digital Output Drive Strength
RW
0
1: High Drive Strength
0: Low Drive Strength
Auto Voltage Control
RW
1
1: Enable
0: Disable
VDDIOVoltage set
RW
1
0: 1.8V
1: 3.3V
This register can be set only through local I2C access
RW
0
1: Analog power-down : Powers Down the analog block
in the Serializer
0: No effect
RW
0
Reserved
1: Resets the digital block except for register values
RW
0
values. Does not affect device I2C Bus or Device ID. This
bit is self-clearing.
0: Normal Operation
1: Digital Reset, resets the entire digital block including all
RW
1
register values.This bit is self-clearing.
0: Normal Operation.
RESERVED
22
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB913Q DS90UB914Q