S71GL032A Datasheet, PDF (99/102 Pages) SPANSION – Stacked Multi-Chip Product (MCP) Flash Memory and RAM

Advance Information
Address
CS1#
tRC
tAA
tOH
tCO1
CS2
tCO2
tHZ
tBA
UB#, LB#
OE#
Data out
High-Z
tOE
tOLZ
tBLZ
tLZ
Data Valid
tBHZ
tOHZ
Notes:
1. t_HZ and t_OHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to
output voltage levels.
2. At any given temperature and voltage condition, t_HZ(Max.) is less than t_LZ(Min.) both for a given device and from
device to device interconnection.
Figure 34. Timing Waveform of Read Cycle(2) (WE#=V_IH, if BYTE# is Low, Ignore UB#/LB# Timing)
tWC
Address
CS1#
tCW(2)
tWR(4)
tAW
CS2
tCW(2)
UB#, LB#
WE#
Data in
tAS(3)
High-Z
tBW
tWP(1)
tDW
tDH
Data Valid
High-Z
tWHZ
tOW
Data out
Data Undefined
Figure 35. Timing Waveform of Write Cycle(1) (WE# controlled, if BYTE# is Low, Ignore UB#/LB# Timing)
March 31, 2005 S71GL032A_00_A0
S71GL032A Based MCPs
99