English
Language : 

LAN9313 Datasheet, PDF (36/398 Pages) SMSC Corporation – Three Port 10/100 Managed Ethernet Switch with MII
PIN
30
29
26,28
25
Three Port 10/100 Managed Ethernet Switch with MII
Datasheet
Table 3.5 Dedicated Configuration Strap Pins (continued)
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
Port 0
(External MII)
Full-Duplex
Flow Control
Enable Strap
Port 0
(External MII)
Manual Flow
Control
Enable Strap
Serial
Management
Mode Strap
MII Mode
Strap
PHY Address
Strap
FD_FC_MII
MANUAL_FC_MII
MNGT_MODE[1:0]
MII_MODE
PHY_ADDR_SEL
IS
(PU)
Note 3.8
IS
(PU)
Note 3.8
IS
(PU)
Note 3.8
IS
(PU)
Note 3.8
IS
(PU)
Note 3.8
Port 0(External MII) Full-Duplex Flow Control
Enable Strap: Configures the default of the
TX_FC_MII and RX_FC_MII bits in the Port
0(External MII) Manual Flow Control Register
(MANUAL_FC_MII). When latched low, flow control
is disabled on RX/TX. When latched high, flow
control is enabled on RX/TX. See Note 3.9.
Port 0(External MII) Manual Flow Control Enable
Strap: Configures the default value of the
MANUAL_FC_MII bit in the Port 0(External MII)
Manual Flow Control Register (MANUAL_FC_MII).
When latched low, flow control is determined by
Virtual Auto-Negotiation. When latched high, flow
control is determined by TX_FC_MII and
RX_FC_MII bits in the Port 0(External MII) Manual
Flow Control Register (MANUAL_FC_MII). See
Note 3.9, and Note 3.10.
Serial Management Mode Strap: Configures the
serial management mode.
00 = Unmanaged mode
01 = SMI Managed Mode
10 = I2C Managed Mode
11 = SPI Managed Mode
See Note 3.9.
MII Mode Strap: Configures the mode of the
external MII port.
0 = MAC Mode
1 = PHY Mode
See Note 3.9.
PHY Address Strap: Configures the default MII
management address values for the PHYs (Virtual,
Port 1, and Port 2) as detailed in Section 7.1.1,
"PHY Addressing," on page 84.
95
0
0
1
2
1
1
2
3
See Note 3.9.
Note: For more information on configuration straps, refer to Section 4.2.4, "Configuration Straps," on
page 45. Additional strap pins, which share functionality with the EEPROM pins, are described
in Table 3.6.
Note 3.8 This signal is pulled high through an internal pull-up resistor at all times.
Revision 1.2 (04-08-08)
36
DATASHEET
SMSC LAN9313/LAN9313i