LAN9313 Datasheet, PDF (231/398 Pages) SMSC Corporation – Three Port 10/100 Managed Ethernet Switch with MII

Three Port 10/100 Managed Ethernet Switch with MII
Datasheet
13.2 Ethernet PHY Control and Status Registers
This section details the various LAN9313/LAN9313i Ethernet PHY control and status registers. The
LAN9313/LAN9313i contains three PHY’s: Port 1 PHY, Port 2 PHY and a Virtual PHY. All PHY registers
follow the IEEE 802.3 (clause 22.2.4) specified MII management register set. All functionality and bit
definitions comply with these standards. The IEEE 802.3 specified register index (in decimal) is
included with each register definition, allowing for addressing of these registers via the MII serial
management protocol. For additional information on the MII management protocol, refer to the IEEE
802.3 Specification.
Each individual PHY is assigned a unique PHY address as detailed in Section 7.1.1, "PHY
Addressing," on page 84.
13.2.1 Virtual PHY Registers
The Virtual PHY provides a basic MII management interface for communication with an standard
external MAC as if it was attached to a single port PHY. The Virtual PHY registers differ from the Port
1 & 2 PHY registers in that they are addressable via the memory map, as described in Table 13.1, as
well as serially. These modes of access are described in Section 13.1.7, "Virtual PHY," on page 209.
Because the Virtual PHY registers are also memory mapped, their definitions have been included in
the System Control and Status Registers Section 13.1.7, "Virtual PHY," on page 209. A list of the Virtual
PHY MII addressable registers and their corresponding register index numbers is also included in
Table 13.4.
Note: When serially accessed, the Virtual PHY registers are only 16-bits wide, as is standard for MII
management of PHY’s.
13.2.2 Port 1 & 2 PHY Registers
The Port 1 and Port 2 PHY’s are comparable in functionality and have an identical set of non-memory
mapped registers. The Port 1 and Port 2 PHY registers are not memory mapped. These registers are
indirectly accessed through the PHY Management Interface Access Register (PMI_ACCESS) and PHY
Management Interface Data Register (PMI_DATA) registers (in MAC or PHY I²C and SPI managed
modes only) or through the MII management pins (in MAC or PHY SMI managed modes only) via the
MII serial management protocol specified in IEEE 802.3 clause 22. See Section 2.3, "Modes of
Operation," on page 23 for a details on the various LAN9313/LAN9313i modes. Because the Port 1 &
2 PHY registers are functionally identical, their register descriptions have been consolidated. A
lowercase “x” has been appended to the end of each PHY register name in this section, where “x”
should be replaced with “1” or “2” for the Port 1 PHY or the Port 2 PHY registers respectively. A list
of the Port 1 & 2 PHY MII addressable registers and their corresponding register index numbers is
included in Table 13.7. Each individual PHY is assigned a unique PHY address as detailed in Section
7.1.1, "PHY Addressing," on page 84.
Table 13.7 Port 1 & 2 PHY MII Serially Adressable Registers
INDEX #
0
1
2
3
4
5
SYMBOL
PHY_BASIC_CONTROL_x
PHY_BASIC_STATUS_x
PHY_ID_MSB_x
PHY_ID_LSB_x
PHY_AN_ADV_x
PHY_AN_LP_BASE_ABILITY_x
REGISTER NAME
Port x PHY Basic Control Register, Section 13.2.2.1
Port x PHY Basic Status Register, Section 13.2.2.2
Port x PHY Identification MSB Register, Section 13.2.2.3
Port x PHY Identification LSB Register, Section 13.2.2.4
Port x PHY Auto-Negotiation Advertisement Register,
Section 13.2.2.5
Port x PHY Auto-Negotiation Link Partner Base Page Ability
Register, Section 13.2.2.6
SMSC LAN9313/LAN9313i
231
DATASHEET
Revision 1.2 (04-08-08)