K5D5657DCM-F015 Datasheet, PDF (66/74 Pages) Samsung semiconductor – MCP Specification of 256Mb NAND and 256Mb Mobile SDRAM

K5D5657DCM-F015
Preliminary
MCP MEMORY
Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
CLOCK
CKE
CS
RAS
CAS
ADDR
Ra
Ca
Cb
Cc
BA0
BA1
A10/AP
Ra
DQ
WE
DQM
Qa0 Qa1
Qa2
Qa3
tSHZ
Qb0 Qb1
Dc0
Dc2
tSHZ
*Note 1
Row Active Read
Clock
Suspension
*NOTE:
1. DQM is needed to prevent bus contention.
Read
Read DQM
Write
DQM
Write
Clock
Suspension
Write
DQM
: Don’t care
- 66 -
Revision 0.0
June 2003