K4C89183AF Datasheet, PDF (46/55 Pages) Samsung semiconductor – 288Mb x18 Network-DRAM2 Specification

K4C89183AF
Extended Mode Register Set Timing (CL=4, BL=4)
From Write operation to Extended Mode Register Set operation
0
1
2
CLK
CLK
Command
WRA LAL
3
4
DESL
5
6
7
8
RDA MRS
9
10
11
12
13
14
15
l_RC=7cycles
DESL
RoDrA
WRA
LAL
A14~A0
UA
LA
Valid
(opcode)
UA
LA
BA0, BA1
BA
BA0="0"
BA1="0"
BA
WL + BL/2
Unidirectional DS/QS mode
DS
(input)
QS
Low
(Output)
DQC
(input)
D0 D1 D2 D3
Unidirectional DS/Free Running QS mode
DS
(input)
QS
(Output)
DQ
(input)
D0 D1 D2 D3
Note : When DQ strobe mode is changed by EMRS, QS output is invalid for I_RSC period.
DLL switch in Extended Mode Register must be set to enable mode for normal operation.
DLL lock-on time is needed after initial EMRS operation. See Power Up Sequence.
Minimum delay from LAL following WRA to RDA of EMRS operation is WL+BL/2.
- 46 -
REV. 0.7 Jan. 2005