HD64F3694HV Datasheet, PDF (341/452 Pages) Renesas Technology Corp – Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

Section 20 List of Registers
20.3 Registers States in Each Operating Mode
Register
Name Reset
LVDCR Initialized
LVDSR Initialized
ICCR1 Initialized
ICCR2 Initialized
ICMR
Initialized
ICIER
Initialized
ICSR
Initialized
SAR
Initialized
ICDRT Initialized
ICDRR Initialized
TMRW Initialized
TCRW Initialized
TIERW Initialized
TSRW Initialized
TIOR0 Initialized
TIOR1 Initialized
TCNT
Initialized
GRA
Initialized
GRB
Initialized
GRC
Initialized
GRD
Initialized
FLMCR1 Initialized
FLMCR2 Initialized
FLPWCR Initialized
EBR1
Initialized
FENR Initialized
TCRV0 Initialized
TCSRV Initialized
TCORA Initialized
TCORB Initialized
Active
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Sleep
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Subactive Subsleep
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Initialized Initialized
—
—
—
—
Initialized Initialized
—
—
Initialized Initialized
Initialized Initialized
Initialized Initialized
Initialized Initialized
Standby
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Initialized
—
—
Initialized
—
Initialized
Initialized
Initialized
Initialized
Module
LVDC
(optional)*¹
IIC2
Timer W
ROM
Timer V
Rev.5.00 Nov. 02, 2005 Page 311 of 418
REJ09B0028-0500