English
Language : 

4507_M Datasheet, PDF (143/216 Pages) Renesas Technology Corp – 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
4507 Group
APPLICATION
2.3 Timers
➀ Disable Interrupts
Timer 1 interrupt is temporarily disabled.
Interrupt enable flag INTE “0”
All interrupts disabled (DI instruction)
Interrupt control register V1
b3
✕
0
b0
✕✕
Timer 1 interrupt occurrence
(TV1A instruction)
disabled
➁ Stop Timer Operation
Timer 1 and prescaler are temporarily stopped.
Dividing ratio of prescaler is selected.
Timer control register W1
b3
b0
0000
Timer 1 stop (TW1A instruction)
Prescaler stop
Prescaler divided by 4 selected
➂ Set Timer Value, Select CNTR Output
CNTR output is selected.
Timer 1 count time is set.
b3
b0
Timer control register W6 ✕ ✕ 0 1 CNTR output selected (TW6A instruction)
Timer 1 reload register R1 “2916” Timer count value 41 set (T1AB instruction)
➃ Clear Interrupt Request
Timer 1 interrupt activated condition is cleared.
Timer 1 interrupt request flag T1F “0”
Timer 1 interrupt activated condition cleared
(SNZT1 instruction)
Note when the interrupt request is cleared
When ➃ is executed, considering the skip of the next instruction according to the
interrupt request flag T1F, insert the NOP instruction after the SNZT1 instruction.
➄ Start Timer 1 Operation
Timer 1 and prescaler temporarily stopped are restarted.
b3
b0
Timer control register W1 1 0 1 0 Timer 1 operation start (TW1A instruction)
Prescaler operation start
➅ Enable Interrupts
The timer 1 interrupt which is temporarily disabled is enabled.
Interrupt control register V1
b3
b0
✕ 1✕✕
Timer 1 interrupt occurrence enabled
(TV1A instruction)
Interrupt enable flag INTE “1”
All interrupts enabled (EI instruction)
➆ Stop CNTR Output
P12/CNTR I/O port is set to CNTR input port, and it is set to the high-impedance state.
b3
b0
Timer control register W6 ✕ ✕ 0 0 CNTR input pin set (TW6A instruction)
b3
b0
Output latch of port P12 ✕ 1 ✕ ✕ Input mode is set. (OP1A instruction)
“✕”: it can be “0” or “1.”
Fig. 2.3.4 CNTR output setting example
Rev.2.01 Feb 04, 2005
REJ09B0195-0201
2-28