English
Language : 

4507_M Datasheet, PDF (10/216 Pages) Renesas Technology Corp – 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
4507 Group
List of figures
CHAPTER 3 APPENDIX
Fig. 3.2.1 A/D conversion characteristics data ........................................................................ 3-30
Fig. 3.3.1 External 0 interrupt program example-1 ................................................................. 3-35
Fig. 3.3.2 External 0 interrupt program example-2 ................................................................. 3-36
Fig. 3.3.3 External 0 interrupt program example-3 ................................................................. 3-36
Fig. 3.3.4 Timer count start timing and count time when operation starts (T1, T2) ................ 3-37
Fig. 3.3.5 Analog input external circuit example-1 .................................................................. 3-38
Fig. 3.3.6 Analog input external circuit example-2 .................................................................. 3-38
Fig. 3.3.7 A/D converter operating mode program example .................................................. 3-38
Fig. 3.4.1 Selection of packages ............................................................................................... 3-42
____________
Fig. 3.4.2 Wiring for the RESET input pin ............................................................................... 3-42
Fig. 3.4.3 Wiring for clock I/O pins ........................................................................................... 3-43
Fig. 3.4.4 Wiring for CNVSS pin .................................................................................................. 3-43
Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version ............................................. 3-44
Fig. 3.4.6 Bypass capacitor across the VSS line and the VDD line ........................................ 3-44
Fig. 3.4.7 Analog signal line and a resistor and a capacitor ................................................ 3-45
Fig. 3.4.8 Wiring for a large current signal line ...................................................................... 3-45
Fig. 3.4.9 Wiring to a signal line where potential levels change frequently ....................... 3-46
Fig. 3.4.10 VSS pattern on the underside of an oscillator ...................................................... 3-46
Fig. 3.4.11 Watchdog timer by software ................................................................................... 3-47
Rev.2.01 Feb 04, 2005
vi
REJ09B0195-0201