|
4507_M Datasheet, PDF (135/216 Pages) Renesas Technology Corp – 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES | |||
|
◁ |
4507 Group
APPLICATION
2.2 Interrupts
â Disable Interrupts
Timer 2 interrupt is temporarily disabled.
Interrupt enable flag INTE â0â
b3
b0
Interrupt control register V1 0 â â â
All interrupts disabled (DI instruction)
Timer 2 interrupt occurrence disabled
(TV1A instruction)
â Stop Timer 2 Operation
Timer 2 and prescaler are temporarily stopped.
Dividing ratio of prescaler is selected.b3
b0
Timer control register W1 0 1 â â
b3
b0
Timer control register W2 0 â 0 1
Prescaler stop (TW1A instruction)
Prescaler divided by 16 selected for count source
Timer 2 stop (TW2A instruction)
Prescaler output selected for count source
â Set Timer Value
Timer 2 count time is set. (The formula is shown âA below.)
Timer 2 reload register R2 â5216â Timer count value 82 set (T2AB instruction)
â Clear Interrupt Request
Timer 2 interrupt activated condition is cleared.
Timer 2 interrupt request flag T2F â0â
Timer 2 interrupt activated condition cleared
(SNZT2 instruction)
Note when the interrupt request is cleared
When â is executed, considering the skip of the next instruction according to the
interrupt request flag T2F, insert the NOP instruction after the SNZT2 instruction.
â Start Timer 2 Operation
Timer 2 and prescaler temporarily stopped are restarted.
b3
b0
Timer control register W2 1 â 0 1 Timer 2 operation start (TW2A instruction)
b3
b0
Timer control register W1 1 1 â â Prescaler operation start (TW1A instruction)
â
Enable Interrupts
The timer 2 interrupt which is temporarily disabled is enabled.
b3
b0
Interrupt control register V1 1 â â â
Timer 2 interrupt occurrence enabled
(TV1A instruction)
Interrupt enable flag INTE â1â
All interrupts enabled (EI instruction)
Constant period interrupt execution start
âA The prescaler dividing ratio and timer 2 count source to make the interrupt occur
every about 1 ms is set as follows.
â1
1 ms â
(4.0 MHz) â 3
â 16 â (82+1)
System clock Instruction Prescaler Timer 2
clock
dividing count
ratio
value
âââ: it can be â0â or â1.â
Fig. 2.2.4 Timer 2 constant period interrupt setting example
Rev.2.01 Feb 04, 2005
REJ09B0195-0201
2-20
|
▷ |