English
Language : 

SAA7104E Datasheet, PDF (46/70 Pages) NXP Semiconductors – Digital video encoder
Philips Semiconductors
Digital video encoder
Product specification
SAA7104E; SAA7105E
Table 94 Layout of the data bytes in the line pattern array
BYTE
0
1
2
3
4
5
6
7
HPD07
HPV03
HPD17
HPV13
HPD27
HPV23
HPD37
HPV33
HPD06
HPV02
HPD16
HPV12
HPD26
HPV22
HPD36
HPV32
HPD05
HPV01
HPD14
HPV11
HPD25
HPV21
HPD35
HPV31
DESCRIPTION
HPD04 HPD03
HPV00
0
HPD14 HPD13
HPV10
0
HPD24 HPD23
HPV20
0
HPD34 HPD33
HPV30
0
HPD02
0
HPD12
0
HPD22
0
HPD32
0
HPD01
HPD09
HPD11
HPD19
HPD21
HPD29
HPD31
HPD39
HPD00
HPD08
HPD10
HPD18
HPD20
HPD28
HPD30
HPD38
Table 95 Subaddress D3H
DATA BYTE
HPVA
HPVE
HHS
HVS
DESCRIPTION
RAM start address for the HD sync value array; the byte following subaddress D3 points to the first
cell to be loaded with the next transmitted byte; succeeding cells are loaded by auto-incrementing
until stop condition. Each line pattern array entry consists of 2 bytes. The array has 8 entries.
HD pattern value entry. The HD path will insert a level of (HPV + 52) × 0.66 IRE into the data path.
The value is signed 8-bits wide; see Table 96.
HD horizontal sync. If the HD engine is active, this value will be provided at pin HSM_CSYNC;
see Table 96.
HD vertical sync. If the HD engine is active, this value will be provided at pin VSM; see Table 96.
Table 96 Layout of the data bytes in the value array
BYTE
0
1
HPVE7
0
HPVE6
0
HPVE5
0
DESCRIPTION
HPVE4 HPVE3
0
0
HPVE2
0
HPVE1
HVS
HPVE0
HHS
Table 97 Subaddresses D4H and D5H
DATA BYTE
HLCT
HLCPT
HLPPT
DESCRIPTION
state of the HD line counter after trigger, note that it counts backwards
state of the HD line type pointer after trigger
state of the HD pattern pointer after trigger
Table 98 Subaddresses D6H and D7H
DATA BYTE
HDCT
HEPT
DESCRIPTION
state of the HD duration counter after trigger, note that it counts backwards
state of the HD event type pointer in the line type array after trigger
Table 99 Subaddresses D8H and D9H
DATA BYTE
DESCRIPTION
HTX
horizontal trigger phase for the HD sync engine in pixel clocks
2004 Mar 04
46