|
PIC24HJ12GP201_11 Datasheet, PDF (90/262 Pages) Microchip Technology – High-Performance, 16-bit Microcontrollers 5-cycle latency | |||
|
◁ |
PIC24HJ12GP201/202
REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER(1,3)
U-0
â
bit 15
R-0
R-0
R-0
U-0
R/W-y
COSC<2:0>
â
R/W-y
NOSC<2:0>(2)
R/W-y
bit 8
R/W-0
R/W-0
R-0
U-0
R/C-0
CLKLOCK IOLOCK
LOCK
â
CF
bit 7
U-0
R/W-0
R/W-0
â
LPOSCEN OSWEN
bit 0
Legend:
R = Readable bit
-n = Value at POR
y = Value set from Configuration bits on POR
C = Clearable bit
W = Writable bit
U = Unimplemented bit, read as â0â
â1â = Bit is set
â0â = Bit is cleared
x = Bit is unknown
bit 15
Unimplemented: Read as â0â
bit 14-12
COSC<2:0>: Current Oscillator Selection bits (read-only)
111 = Fast RC oscillator (FRC) with Divide-by-n
110 = Fast RC oscillator (FRC) with Divide-by-16
101 = Low-Power RC oscillator (LPRC)
100 = Secondary oscillator (SOSC)
011 = Primary oscillator (XT, HS, EC) with PLL
010 = Primary oscillator (XT, HS, EC)
001 = Fast RC oscillator (FRC) with Divide-by-n plus PLL
000 = Fast RC oscillator (FRC)
bit 11
bit 10-8
Unimplemented: Read as â0â
NOSC<2:0>: New Oscillator Selection bits(2)
111 = Fast RC oscillator (FRC) with Divide-by-n
110 = Fast RC oscillator (FRC) with Divide-by-16
101 = Low-Power RC oscillator (LPRC)
100 = Secondary oscillator (SOSC)
011 = Primary oscillator (XT, HS, EC) with PLL
010 = Primary oscillator (XT, HS, EC)
001 = Fast RC oscillator (FRC) with Divide-by-n plus PLL
000 = Fast RC oscillator (FRC)
bit 7
CLKLOCK: Clock Lock Enable bit
If clock switching is enabled and FSCM is disabled (FOSC<FCKSM> = 0b01)
1 = Clock switching is disabled, system clock source is locked
0 = Clock switching is enabled, system clock source can be modified by clock switching
bit 6
IOLOCK: Peripheral Pin Select Lock bit
1 = Peripherial Pin Select is locked, write to peripheral pin select register is not allowed
0 = Peripherial Pin Select is unlocked, write to peripheral pin select register is allowed
bit 5
LOCK: PLL Lock Status bit (read-only)
1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied
0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled
bit 4
Unimplemented: Read as â0â
Note 1: Writes to this register require an unlock sequence. Refer to Section 7. âOscillatorâ (DS70186) in the
âdsPIC33F/PIC24H Family Reference Manualâ (available from the Microchip web site) for details.
2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted.
This applies to clock switches in either direction. In these instances, the application must switch to FRC
mode as a transition clock source between the two PLL modes.
3: This register is reset only on a Power-on Reset (POR).
DS70282E-page 90
© 2007-2011 Microchip Technology Inc.
|
▷ |