LAN8700 Datasheet, PDF (48/74 Pages) SMSC Corporation – ±15kV ESD Protected MII/RMII Fast-Ethernet PHY with HP Auto-MDIX and SMSC flexPWR TM in a Small Footprint

LAN8700/LAN8700i
6.0 AC ELECTRICAL CHARACTERISTICS
The timing diagrams and limits in this section define the requirements placed on the external signals of the Phy.
6.1 Serial Management Interface (SMI) Timing
The Serial Management Interface is used for status and control as described in Section 4.13.
FIGURE 6-1:
SMI TIMING DIAGRAM
Clock -
MDC
Data Out -
MDIO
Data In -
MDIO
T_1.1
T_1.2
Valid Data
(Read from PHY)
T_1.3
T_1.4
Valid Data
(Write to PHY)
TABLE 6-1:
Parameter
T1.1
T1.2
T1.3
T1.4
SMI TIMING VALUES
Description
MDC minimum cycle time
MDC to MDIO (Read from PHY) delay
MDIO (Write to PHY) to MDC setup
MDIO (Write to PHY) to MDC hold
MIN
TYP MAX Units
Notes
400
ns
0
300
ns
10
ns
10
ns
DS00002260A-page 48
 2007-2016 Microchip Technology Inc.