LAN8700 Datasheet, PDF (47/74 Pages) SMSC Corporation – ±15kV ESD Protected MII/RMII Fast-Ethernet PHY with HP Auto-MDIX and SMSC flexPWR TM in a Small Footprint

LAN8700/LAN8700i
TABLE 5-48: MODE[2:0] BUS (CONTINUED)
Mode [2:0]
Mode Definitions
110
Power Down mode. In this mode the PHY will wake-
up in Power-Down mode. The PHY cannot be used
when the MODE[2:0] bits are set to this mode. To exit
this mode, the MODE bits in Register 18.7:5 (see
Table 5-39) must be configured to some other value
and a soft reset must be issued.
111
All capable. Auto-negotiation enabled.
Default Register Bit Values
Register 0
Register 4
[13,12,10,8]
N/A
[8,7,6,5]
N/A
X10X
1111
 2007-2016 Microchip Technology Inc.
DS00002260A-page 47