English
Language : 

MRF89XAM8A-I Datasheet, PDF (29/140 Pages) Microchip Technology – Ultra Low-Power, Integrated ISM Band Sub-GHz Transceiver
MRF89XA
TABLE 2-6: CONFIGURATION/CONTROL/STATUS REGISTER DESCRIPTION (CONTINUED)
Receiver Configuration Registers: Size – 6 Bytes, Start Address – 0x14
Register
Address
Register
Name
Register Description
Related Control Functions
0x14 RSTSREG
0x15 OOKCREG
RSSI Status Read Register
OOK Configuration Register
RSSI output
RSSI threshold size in OOK demodulator,
RSSI threshold period in OOK demodulator,
cut-off frequency of the OOK threshold in
demodulator
Sync Word Configuration Registers: Size – 4 Bytes, Start Address – 0x16
Register
Address
Register
Name
Register Description
0x16
0x17
0x18
0x19
SYNCV31REG Sync Value 1st Byte Configuration
Register
SYNCV23REG Sync Value 2nd Byte Configuration
Register
SYNCV15REG Sync Value 3rd Byte Configuration
Register
SYNCV07REG Sync Value 4th Byte Configuration
Register
Related Control Functions
Configuring first byte of the 32-bit
Sync word
Configuring second byte of the 32-bit
Sync word
Configuring third byte of the 32-bit
Sync word
Configuring fourth byte of the 32-bit
Sync word
Transmitter Configuration Registers: Size – 1 Byte, Start Address – 0x1A
Register
Address
Register
Name
Register Description
Related Control Functions
0x1A TXCONREG Transmit Configuration Register
Transmit interpolation cut-off frequency,
power output
Oscillator Configuration Registers: Size – 1 Byte, Start Address – 0x1B
Register
Address
Register
Name
Register Description
Related Control Functions
0x1B CLKOREG Clock Output Control Register
Clock-out control, frequency
Packet Handling Configuration Registers: Size – 4 Bytes, Start Address – 0x1C
Register
Address
Register
Name
Register Description
Related Control Functions
0x1C PLOADREG Payload Configuration Register
0x1D NADDSREG Node Address Set Register
0x1E PKTCREG
Packet Configuration Register
0x1F FCRCREG FIFO CRC Configuration Register
Enable Manchester encoding/decoding,
payload length
Node’s local address for filtering of received
packets
Packet format, size of the preamble,
whitening, CRC on/off, address filtering of
received packets, CRC status
FIFO auto-clear (if CRC failed), FIFO
access
© 2010–2011 Microchip Technology Inc.
Preliminary
DS70622C-page 29