English
Language : 

MV78200 Datasheet, PDF (28/128 Pages) –
MV78200
Hardware Specifications
2.2.4
Device Bus Interface Pin Assignments
Note
If using a 16-bit Device Bus, DEV_AD[23:16] and DEV_WEn[3:2] can be used for pins
multiplexing (as MPP pins). If using an 8-bit Device Bus also DEV_AD[15:9] and
DEV_WEn[1] can be used for pins multiplexing (see Section 6, Pin Multiplexing,
on page 48 for more details).
NAND Flash interface signals are multiplexed on the Device Bus interface and on MPP
pins. Refer to the NAND Flash section in the MV76100, MV78100, and MV78200
Functional Specifications for more information.
Table 6: Device Bus Interface Pin Assignments
Pin Name
I/O Pin Type Power
Rail
Description
DEV_CSn[3:0]
O CMOS
VDDO_C Device Bus Chip Select corresponds to Bank [3:0].
NOTE: These pins have internal pullup resistors.
DEV_BootCSn
O CMOS
VDDO_C Device Bus Boot Chip Select corresponds to Boot Bank.
NOTE: This pin has an integrated pullup resistor.
DEV_OEn/
DEV_A[15]
O CMOS
VDDO_C Device Bus Output Enable
NOTE: This pin has an integrated pullup resistor.
Used as DEV_A[15] (device address bus) during first ALE cycle
(DEV_ALE[1]).
DEV_WEn[3:0]/ O CMOS
DEV_A[16]
VDDO_C
Device Bus Byte Write Enable (bit per byte)
NOTE: These pins have integrated pullup/pulldown resistors.
See details in Table 28, Reset Configuration, on page 56.
DEV_WEn[0] is used as DEV_A[16] (device address bus) during
first ALE cycle (DEV_ALE[1]).
DEV_ALE[1:0]
O CMOS
VDDO_C
Device Bus Address Latch Enable
NOTE: These pins have integrated pullup/pulldown resistors.
See details in Table 28, Reset Configuration, on page 56.
DEV_AD[7:0]/
DEV_A[13:6]/
DEV_A[26:19]
t/s CMOS
I/O
VDDO_C
Used as DEV_AD[7:0] (device data bus) during the data phase.
Driven by MV78200 on write access, and by the device on read
access.
NOTE: These pins have integrated pullup/pulldown resistors.
See details in Table 28, Reset Configuration, on page 56.
Used as DEV_A[13:6] (device address bus) during first ALE cycle
(DEV_ALE[1]).
Used as DEV_A[26:19] (device address bus) during second ALE
cycle (DEV_ALE[0]).
MV-S104671-U0 Rev. C
Page 28
Document Classification: Proprietary Information
Copyright © 2008 Marvell
December 6, 2008, Preliminary