MV78200 Datasheet, PDF (15/128 Pages) –

Overview
1
Overview
The MV78200 device is part of the Discovery^™ Innovation series CPU family. It provides a
single-chip, high-performance, cost-effective solution for different types of applications, such as
printers, routers, web switches, storage applications, and wireless infrastructure.
The MV78200 integrates two dual-issue, ARMv5 compatible CPUs, with integrated double-precision
FPU, and 512 KB of L2 cache, for each of the cores. The MV78200 supports the following
interfaces:
„ 32-bit/64-bit DDR2 SDRAM interface with an additional 8-bit ECC option
„ 8/16/32-bit device bus interface
„ Two PCI Express x4 interfaces; each one can also act as four x1 interfaces
„ Three USB 2.0 ports
„ Two SATA II ports
„ Four Gigabit Ethernet MACs
Additionally, the MV78200 integrates:
„ A cryptographic hardware accelerator
„ Two XOR DMA engines
„ Four IDMA engines
„ Four 16550 compatible UARTs; one interface can support DMA-based transmit
„ A two channel SLIC/Codec TDM interface
„ SPI port
„ Two TWSI ports
„ Eight general purpose timers/counters
„ A watchdog timer
„ An interrupt controller
The MV78200 architecture is based on an Mbus fabric connecting all of the units. Each unit is
connected to the Mbus via a full duplex 64-bit data path.
The Mbus architecture enables concurrency of transactions between multiple units, resulting in high
accumulative throughput. It also supports split transactions with out-of-order completion.
For low latency CPU-to-DRAM access, the MV78200 also implements a dedicated point-to-point,
128-bit full duplex data path, between the ARM compliant CPU core and the DRAM controller. The
CPU Bus Interface Unit (BIU) and DRAM controller complex run synchronously. This
implementation guarantees minimum CPU-to-DRAM latency, which is critical in embedded
applications.
Copyright © 2008 Marvell
December 6, 2008, Preliminary
Document Classification: Proprietary Information
MV-S104671-U0 Rev. C
Page 15