ISL78610 Datasheet, PDF (92/98 Pages) Intersil Corporation – Multi-Cell Li-Ion Battery Manager

ISL78610
Device Commands
BASE ADDR
(PAGE) ACCESS
ADDRESS
RANGE
DESCRIPTION
3’b011
Read Only
6’h01 - 6’h14
Device commands. Actions and communications administration. Not physical registers but memory
mapped device commands. Commands from host and device responses are all configured as reads (BASE
ADDR MSB = 0).
Write operations breaks the communication rules and produce NAK from the target device.
PAGE
ADDR
3’b011
REGISTER
ADDRESS
6’h01
6’h02
6’h03
6’h04
6’h05
6’h06
6’h07
6’h08
6’h09
6’h0A
6’h0B
6’h0C
6’h0E
6’h0F
6’h10
6’h11
6’h12
6’h13
6’h14
DESCRIPTION
Scan Voltages. Device responds by scanning VBAT and all 12-cell voltages and storing the results in local memory.
Scan Temperatures. Device responds by scanning external temperature inputs, internal temperature, and the secondary
voltage reference, and storing the results in local memory.
Scan Mixed. Device responds by scanning VBAT, cell and ExT1 voltages and storing the results in local memory. The ExT1
measurement is performed in the middle of the cell voltage scans to minimize measurement latency between the cell
voltages and the voltage on ExT1.
Scan Wires. Device responds by scanning for pin connection faults and stores the results in local memory.
Scan All. Device responds by performing the functions of the Scan Voltages, Scan temperatures, and Scan Wires commands
in sequence. Results are stored in local memory
Scan Continuous. Places the device in Scan Continuous mode by setting the Device Setup register SCAN bit.
Scan Inhibit. Stops Scan Continuous mode by clearing the Device Setup register SCAN bit.
Measure. Device responds by measuring a targeted single parameter (cell voltage/V_BAT/external or internal temperatures
or secondary voltage reference).
Identify. Special mode function used to determine device stack position and address. Devices record their own stack address
and the total number of devices in the stack. See “Identify Command” on page 49 for details.
Sleep. Places the part in Sleep mode (wake up via daisy comms). See “Communication Timing” on page 60.
NAK. Device response if communications is not recognized. The device responds NAK down the daisy chain to the host
microcontroller. The host microcontroller typically retransmits on receiving a NAK.
ACK. Used by host microcontroller to verify communications without changing anything. Devices respond with ACK.
Comms Failure. Used in daisy chain implementations to communicate comms failure. If a communication is not
acknowledged by a stack device, the last stack device that did receive the communication responds with Comms Failure.
This is part of the communications integrity checking. Devices downstream of a communications fault are alerted to the fault
condition by the watchdog function.
Wake-up. Used in daisy chain implementations to wake up a sleeping stack of devices. The Wake-up command is sent to the
bottom stack device (master device) via SPI. The master device then wakes up the rest of the stack by transmitting a low
frequency clock. The top stack device responds ACK once it is awake. See “Wake Command” on page 44.
Balance Enable. Enables cell balancing by setting BEN. May be used to enable cell balancing on all devices simultaneously
using the address All Stack Address 1111.
Balance Inhibit. Disables cell balancing by clearing BEN. May be used to disable cell balancing on all devices simultaneously
using the address All Stack Address 1111.
Reset. Resets all digital registers to its power-up state (i.e., reloads the factory programmed configuration data from
nonvolatile memory. Stops all scan and balancing activity. Daisy chain devices must be reset in sequence starting with the
top stack device and proceeding down the stack to the bottom (master) device. The Reset command must be followed by an
Identify command (daisy chain configuration) before volatile registers can be rewritten.
Calculate register checksum. Calculates the checksum value for the current Page 2 register contents (registers with base
address 0010). See “System Hardware Connection” on page 22.
Check register checksum. Verifies the register contents are correct for the current checksum. An incorrect result sets the PAR
bit in the Fault status register which starts a standard fault response. See “System Hardware Connection” on page 22.
Submit Document Feedback ₉₂
FN8830.1
June 16, 2016