English
Language : 

VS28F016SV Datasheet, PDF (12/50 Pages) Intel Corporation – 16-Mbit (1-Mbit x 16, 2-Mbit x 8) FlashFileTM MEMORY
◁
VS28F016SV MS28F016SV FlashFileTM Memory
4 0 BUS OPERATIONS COMMANDS AND STATUS REGISTER DEFINITIONS
4 1 Bus Operations for Word-Wide Mode (BYTE e VIH)
Mode
Notes RP
CE1
CE0
OE
WE
A1 DQ0-15 RY BY
Read
1 2 7 VIH
VIL
VIL
VIL
VIH
X
DOUT
X
Output Disable
1 6 7 VIH
VIL
VIL
VIH
VIH
X High Z
X
Standby
1 6 7 VIH
VIL
VIH
X
X
X High Z
X
VIH
VIL
VIH
VIH
Deep Power-Down 1 3
VIL
X
X
X
X
X High Z
VOH
Manufacturer ID
4
VIH
VIL
VIL
VIL
VIH VIL 0089H
VOH
Device ID
4
VIH
VIL
VIL
VIL
VIH VIH 66A0H
VOH
Write
1 5 6 VIH
VIL
VIL
VIH
VIL
X
DIN
X
4 2 Bus Operations for Byte-Wide Mode (BYTE e VIL)
Mode
Notes RP
CE1
CE0
OE
WE
Read
127
VIH
VIL
VIL
VIL
VIH
Output Disable
167
VIH
VIL
VIL
VIH
VIH
Standby
167
VIH
VIL
VIH
X
X
VIH
VIL
VIH
VIH
Deep Power-Down 1 3
VIL
X
X
X
X
Manufacturer ID
4
VIH
VIL
VIL
VIL
VIH
Device ID
4
VIH
VIL
VIL
VIL
VIH
Write
156
VIH
VIL
VIL
VIH
VIL
A0 DQ0-7 RY BY
X
DOUT
X
X High Z
X
X High Z
X
X High Z
VIL 89H
VIH A0H
X
DIN
VOH
VOH
VOH
X
NOTES
1 X can be VIH or VIL for address or control pins except for RY BY which is either VOL or VOH
2 RY BY output is open drain When the WSM is ready Erase is suspended or the device is in deep power-down mode
RY BY will be at VOH if it is tied to VCC through a resistor RY BY at VOH is independent of OE while a WSM
operation is in progress
3 RP at GND g0 2V ensures the lowest deep power-down current
4 A0 and A1 at VIL provide device manufacturer codes in x8 and x16 modes respectively A0 and A1 at VIH provide device
ID codes in x8 and x16 modes respectively All other addresses are set to zero
5 Commands for Erase Data Write or Lock-Block operations can only be completed successfully when VPP e VPPH1or
VPP e VPPH2
6 While the WSM is running RY BY in level-mode (default) stays at VOL until all operations are complete RY BY goes
to VOH when the WSM is not busy or in erase suspend mode
7 RY BY may be at VOL while the WSM is busy performing various operations For example a Status Register read
during a Write operation
12
 ▷