English
Language : 

MC908JL8CDWE Datasheet, PDF (71/212 Pages) Freescale Semiconductor, Inc – Microcontrollers
Exception Control
Table 5-3. Interrupt Sources
Priority
Source
Flag
Mask (1)
INT Flag
Vector Address
Highest Reset
—
—
—
$FFFE–$FFFF
SWI Instruction
—
—
—
$FFFC–$FFFD
IRQ Pin
IRQF
IMASK
IF1
$FFFA–$FFFB
Timer 1 Channel 0 Interrupt
CH0F
CH0IE
IF3
$FFF6–$FFF7
Timer 1 Channel 1 Interrupt
CH1F
CH1IE
IF4
$FFF4–$FFF5
Timer 1 Overflow Interrupt
TOF
TOIE
IF5
$FFF2–$FFF3
Timer 2 Channel 0 Interrupt
CH0F
CH0IE
IF6
$FFF0–$FFF1
Timer 2 Channel 1 Interrupt
CH1F
CH1IE
IF7
$FFEE–$FFEF
Timer 2 Overflow Interrupt
TOF
TOIE
IF8
$FFEC–$FFED
SCI Error
OR
ORIE
NF
NEIE
FE
FEIE
PE
PEIE
IF11
$FFE6–$FFE7
SCI Receive
SCRF
IDLE
SCRIE
ILIE
IF12
$FFE4–$FFE5
SCI Transmit
SCTE
TC
SCTIE
TCIE
IF13
$FFE2–$FFE3
Keyboard Interrupt
KEYF
IMASKK
IF14
$FFE0–$FFE1
Lowest ADC Conversion Complete Interrupt
COCO
AIEN
IF15
$FFDE–$FFDF
1. The I bit in the condition code register is a global mask for all interrupts sources except the SWI instruction.
5.5.2.1 Interrupt Status Register 1
Address: $FE04
Bit 7
6
5
4
3
2
1
Bit 0
Read: IF6
IF5
IF4
IF3
0
IF1
0
0
Write: R
R
R
R
R
R
R
R
Reset: 0
0
0
0
0
0
0
0
R = Reserved
Figure 5-12. Interrupt Status Register 1 (INT1)
IF1, IF3 to IF6 — Interrupt Flags
These flags indicate the presence of interrupt requests from the sources shown in Table 5-3.
1 = Interrupt request present
0 = No interrupt request present
Bit 0, 1, and 3 — Always read 0
MC68HC908JL8/JK8 • MC68HC08JL8/JK8 • MC68HC908KL8 Data Sheet, Rev. 3.1
Freescale Semiconductor
71