English
Language : 

AN983B Datasheet, PDF (26/91 Pages) List of Unclassifed Manufacturers – PCI/miniPCI-to-Ethernet LAN Controller
AN983B PCI/miPCI Fast Ethernet Controller with integrated PHY
CR48 (offset = c0h), PMR0, Power Management Register0.
Bit # Name Descriptions
Default Val RW Type
31~27 PMES
PME_Support.
11111b
RO
The AN983B will assert PME# signal while in the D0, D1, D2,
D3 power state. The AN983B supports Wake-up from the
above states.
26
D2S
D2_Support. The AN983B supports D2 Power Management 1
RO
State.
25
D1S
D1_Support. The AN983B supports D1 Power Management 1
RO
State.
24~22 AUXC
Aux Current. These three bits report the maximum 3.3 Vaux 010b
RO
current requirements for AN983B. If bit 31 of PMR0 is ‘1’, the
default value is 0101b, means AN983B need 100 mA to
support remote wake-up in D3cold power state.
21
DSI
The Device Specific Initialization bit indicates whether
0
RO
special initialization of this function is required before the
generic class device driver is able to use it.
0: indicates that the function does not require a device
specific initialization sequence following transition to the D0
un-initialized state.
20
---
Reserved.
0
RO
19
PMEC
PME Clock. When “1” indicates that the AN983B relies on the 0
RO
presence of the PCI clock for PME# operation. While “0”
indicates the no PCI clock is required for the AN983B to
generate PME#.
18~16 VER
Version. The value of 010b indicates that the AN983B
010b
RO
complies with Revision 1.1 of the PCI Power Management
Interface Specification.
15~8 NIP
Next Item Pointer. This value is always 0h, indicates that 00h
RO
there is no additional items in the Capabilities List.
7~0 CAPID Capability Identifier. This value is always 01h, indicates the 01h
RO
link list item as being PCI Power Management Registers.
CR49 (offset = c4h), PMR1, Power Management Register 1.
Bit # Name Descriptions
Default Val RW Type
31~16 ---
Reserved
15
PMES
PME_Status, This bit is set when the AN983B would normally 0
R/W*
assert the PME# signal for wake-up event, this bit is
independent of the state of the PME-En bit.
Writing a “1” to this bit will clear it and cause the AN983B to
stop asserting a PME# (if enabled). Writing a “0” has no
effect.
14,13 DSCAL Data_Scale, indicates the scaling factor to be used when 00b
RO
Rev. 1.8
ADMtek Inc.
www.admtek.com.tw