|
AK5701KN_17 Datasheet, PDF (44/64 Pages) Asahi Kasei Microsystems – PLL & MIC-AMP内蔵16-Bit Stereo ADC | |||
|
◁ |
[AK5701]
Addr
15H
Register Name
fs Select
Default
D7
D6
D5
D4
D3
D2
D1
D0
HPF1
HPF0 BCKO1 BCKO0 FS3
FS2
FS1
FS0
0
0
0
1
1
1
1
1
FS3-0: ãµã³ããªã³ã°å¨æ³¢æ°(Table 5 and Table 6)åã³MCKIå¨æ³¢æ°ã®è¨å®(Table 11)
Default: â1111â (44.1kHz)
PLLã¢ã¼ãæã¯ãµã³ããªã³ã°å¨æ³¢æ°ã®è¨å®ãè¡ããEXTã¢ã¼ãæã¯MCKIã®å
¥åå¨æ³¢æ°ãè¨å®ãã¾
ãã
BCKO1-0: ãã¹ã¿ã¢ã¼ãæã®BCLKåºåå¨æ³¢æ°ã®è¨å® (Table 10)
Default: â01â (32fs)
HPF1-0: ãªãã»ãããã£ã³ã»ã«HPFã«ãããªãå¨æ³¢æ°ããã³ADCåæåãµã¤ã¯ã«è¨å®
(Table 18, Table 30)
Default: â00â (fc=3.4Hz@fs=44.1kHz, Init Cycle=3088/fs)
Addr
16H
Register Name
Clock Output Select
Default
D7
D6
D5
0
0
0
0
0
0
PS1-0: MCKOå¨æ³¢æ°ã®è¨å®(Table 9)
Default: â00â(256fs)
MCKO: MCKOä¿¡å·ã®å¶å¾¡
0: Disable: MCKO pin = âLâ (default)
1: Enable: Output frequency is selected by PS1-0 bits.
THR: ãã¤ãã¹ã¢ã¼ãè¨å®(Table 14)
0: OFF (default)
1: ON
D4
D3
D2
D1
D0
0
THR MCKO PS1
PS0
0
0
0
0
0
Addr
17H
Register Name
Volume Control
Default
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
0
0
0
IVOLC
0
0
0
0
0
0
0
1
IVOLC: IVOLã®ã³ã³ããã¼ã«
0: Independent
1: Dependent (default)
IVOLC bit = â1âã®ã¨ããIVL7-0 bitã§ä¸¡ãã£ãã«ã®IVOLãå¤åãã¾ããä½ããIVR7-0 bitã«IVL7-0 bit
ã®å¤ã¯æ¸ãè¾¼ã¾ãã¾ããã
Addr
18H
19H
Register Name
Lch Input Volume Control
Rch Input Volume Control
Default
D7
IVL7
IVR7
1
D6
IVL6
IVR6
0
D5
IVL5
IVR5
0
D4
IVL4
IVR4
1
D3
IVL3
IVR3
0
D2
IVL2
IVR2
0
IVL7-0, IVR7-0: å
¥åãã£ã¸ã¿ã«ããªã¥ã¼ã ; 0.375dB step, 242 Level (Table 29)
Default: â91Hâ (0dB)
D1
IVL1
IVR1
0
D0
IVL0
IVR0
1
MS0404-J-04
- 44 -
2015/10
|
▷ |