HMC704LP4E Datasheet, PDF (8/44 Pages) Hittite Microwave Corporation – 8 GHz fractionaL-N PLL

v04.0215
HMC704LP4E
8 GHZ FRACTIONAL-N PLL
Table 2. Pin Descriptions
Pin Number
Function
Description
1
SDI
Main Serial port data input
2
SCK
Main Serial port clock input
3
ASEN
Auxiliary Serial Port Enable Output
4
LD_SDO
Lock Detect Output or Serial Data Output or GPO, Selectable
5
VCOIN
Complementary Input to the RF Prescaler. For Single Ended operation must be decoupled to the ground
plane with a ceramic bypass capacitor, typically 100 pF. DC Bias of 2.0V is generated internally
6
VCOIP
Input to the RF Prescaler. Small signal input from external VCO. DC Bias of 2.0V is generated internally.
External AC Coupling required
7
VCCHF
Power supply pin for the RF Section. Nominal +3.3 V. A decoupling capacitor to the ground plane should
be placed as close as possible to this pin. See eval board layout.
8
N/C
No Connect
9
VCCPS
Power Supply Prescaler, Nominal +3.3V
10
N/C
No Connect
11
VCCPD
Power supply for the phase detector, Nominal +3.3V
External bypass decoupling for precision bias circuits, 1.920V +/-20 mV
12
BIAS
NOTE: BIAS ref voltage cannot drive an external load. Must be measured with 10 GOhm meter such as
Agilent 34410A, normal 10 Mohm DVM will read erroneously.
13
N/C
No Connect
14
AVDD
Power supply for analog bias generation, Nominal +3.3V
15
VPPCP
Power supply for charge pump, Nominal +5V
16
CP
Charge pump output.
17
VDDLS
Power Supply for charge pump digital section, Nominal +5V
18
RVDD
Ref path supply, Nominal +3.3V
19
XREFP
Reference input
20
ASCK
Auxiliary Serial Port Clock Output
21
ASD
Auxiliary Serial Port Data Output
22
DVDD
Digital supply, Nominal +3.3V
23
CEN
Hardware Chip Enable
24
SEN
Main Serial port latch enable input
Irrliniecgfseohpntrsomsenoa_{Fsftiisibtoohingilrrirtdyafupnpirstnaerairdi}sts_{cihesbeseuydmt,himebaddtyp9melbiAc7yalanyi8Ataviorln-}oe_ena2gsl_{ruoo5ylDrgt 0}eofDr_avtoh_-eimcnev3eri_dcwi3stesis_4siutse_{ofs3obeur.nepitdtSle}isee_lpavur_{leescac•}deinf,_eiyctn9oaop_7otriaboft8renoe_dsrn-ata_{2escnouc5ryrbusjip0ern:}aacf_{-rttteiAe3ntnoga3ntecnrma7hdigae3lhnrontegstlgfseiaoaobwffDx}lAiepthn.a_{e•oatHuelvotoOngi}wnt_csorDeeotdviecre_{sveeori,.c,threNneIsooonr. ncl.FOPi,nohnOeroennpTaereeti:cc7wTeh8,en1wodc-3lewho2lgin.9vayeo-4nrWly7oa,a0glya0o,yng•PdW..OOctora.odBymep,orlax/Nohcn9eoil1tirnt0oiwe6trde,aoeNmtorwosdw:rww,AwoMno.aadAlno,agM0lo2ADg0e.0cv62oic02me6s2,-9In10c.6,}
Trademarks and registered tradem_Aar_pks_par_le_icth_ae_tp_ir_oop_ner_sty_uof_pth_pei_or r_re_ts_:pe_Pct_hive_oo_nw_ene_:rs₉. _{78-250-3343 o}A_rpp_Rli_Fca_Mtio_Gn_-S_au_pp_pp_sor_@t:_aP_nho_an_loe:_g1_.-_c8_o0_m0-ANALOG-D
5-8