HMC704LP4E Datasheet, PDF (34/44 Pages) Hittite Microwave Corporation – 8 GHz fractionaL-N PLL

v04.0215
HMC704LP4E
8 GHZ FRACTIONAL-N PLL
Open Mode - Serial Port READ Operation
A typical READ cycle is shown in Figure 39.
In general, in Open Mode the LD_SDO line is always active during the WRITE cycle. During any Open Mode SPI cycle
LD_SDO will contain the data from the current address written in “Reg 00h”[4:0]. If “Reg 00h”[4:0] is not changed then
the same data will always be present on LD_SDO when an Open Mode cycle is in progress. If it is desired to READ from
a specific address, it is necessary in the first SPI cycle to write the desired address to “Reg 00h”[4:0], then in the next
SPI cycle the desired data will be available on LD_SDO.
An example of the Open Mode two cycle procedure to read from any random address is as follows:
a. The Master (host), on the first 24 falling edges of SCLK places 24 bit data, d23:d0, MSB first, on SDI
as shown in Figure 39. d23:d5 should be set to zero. d4:d0 = address of the register to be READ on
the next cycle.
b. the slave (PLL) shifts in data on SDI on the first 24 rising edges of SCLK
c. Master places 5 bit register address , r4:r0, ( the address the READ ADDRESS register), MSB first,
on the next 5 falling edges of SCLK (23-29). r4:r0=00000.
d. Slave shifts the register bits on the next 5 rising edges of SCLK (23-29).
e. Master places 3 bit chip address, a2:a0, MSB first, on the next 3 falling edges of SCLK (30-32).Chip
address is always 000 for RF PLL-VCOs.
f. Slave shifts the chip address bits on the next 3 rising edges of SCLK (30-32).
g. Master asserts SEN after the 32nd rising edge of SCLK.
h. Slave registers the SDI data on the rising edge of SEN.
i. Master clears SEN to complete the address transfer of the two part READ cycle.
j. If we do not wish to write data to the chip at the same time as we do the second cycle , then it is
recommended to simply rewrite the same contents on SDI to Register zero on the READ back part
of the cycle.
k. Master places the same SDI data as the previous cycle on the next 32 falling edges of SCLK.
l. Slave (PLL) shifts the SDI data on the next 32 rising edges of SCLK.
m. Slave places the desired data (i.e. data from address in “Reg 00h”[4:0 ]) on LD_SDO on the next 32
rising edges of SCLK. Lock Detect is disabled.
n. Master asserts SEN after the 32nd rising edge of SCLK to complete the cycle and revert back to
Lock Detect on LD_SDO.
Note that if the chip address bits are unrecognized (a2:a0), the slave will tri-state the LD_SDO output to prevent a pos-
sible contention issue.
Table 12. SPI Open Mode - Read Timing Characteristics
Parameter
Conditions
Min.
t1
SDI setup time
3
t2
SDI hold time
3
t3
SEN low duration
10
t4
SEN high duration
10
t5
SCLK Rising Edge to SDO time
Typ.
Max.
8.2+0.2ns/pF
Units
ns
ns
ns
ns
ns
Irrliniecgfseohpntrsomsenoa_{Fsftiisibtoohingilrrirtdyafupnpirstnaerairdi}sts_{cihesbeseuydmt,himebaddtyp9melbiAc7yalanyi8Ataviorln-}oe_ena2gsl_{ruoo5ylDrgt 0}eofDr_avtoh_-eimcnev3eri_dcwi3stesis_4siutse_{ofs3obeur.nepitdtSle}isee_lpavur_{leescac•}deinf,_eiyctn9oaop_7otriaboft8renoe_dsrn-ata_{2escnouc5ryrbusjip0ern:}aacf_{-rttteiAe3ntnoga3ntecnrma7hdigae3lhnrontegstlgfseiaoaobwffDx}lAiepthn.a_{e•oatHuelvotoOngi}wnt_csorDeeotdviecre_{sveeori,.c,threNneIsooonr. ncl.FOPi,nohnOeroennpTaereeti:cc7wTeh8,en1wodc-3lewho2lgin.9vayeo-4nrWly7oa,a0glya0o,yng•PdW..OOctora.odBymep,orlax/Nohcn9eoil1tirnt0oiwe6trde,aoeNmtorwosdw:rww,AwoMno.aadAlno,agM0lo2ADg0e.0cv62oic02me6s2,-9In10c.6,}
Trademarks and registered tradem_Aar_pks_par_le_icth_ae_tp_ir_oop_ner_sty_uof_pth_pei_or r_re_ts_:pe_Pct_hive_oo_nw_ene_:rs₉. _{78-250-3343 o}A_rpp_Rli_Fca_Mtio_Gn_-S_au_pp_pp_sor_@t:_aP_nho_an_loe:_g1_.-_c8_o0_m0-ANALOG-D
5 - 34