HMC704LP4E Datasheet, PDF (31/44 Pages) Hittite Microwave Corporation – 8 GHz fractionaL-N PLL

v04.0215
HMC704LP4E
8 GHZ FRACTIONAL-N PLL
5 - 31
HMC RF PLLs with integrated VCOs also support HMC Open Mode. HMC700, HMC701, HMC702 and some genera-
tions of microwave PLLs with integrated VCOs do not support Open Mode.
Typical HMC Open Mode serial port operation can be run with SCLK at speeds up to 50 MHz.
Serial Port HMC Mode
Typical serial port HMC Mode operation can be run with SCLK at speeds up to 50MHz.
HMC Mode - Serial Port WRITE Operation
AVDD = DVDD = 3.3V +/-10%, AGND = DGND = 0V
Table 9. SPI HMC Mode - Write Timing Characteristics
Parameter
Conditions
Min.
Typ.
Max.
Units
t1
SEN to SCLK setup time
t2
SDI to SCLK setup time
t3
SCLK to SDI hold time
t4
SEN low duration
Max SPI Clock Frequency
8
3
3
20
50
nsec
nsec
nsec
nsec
MHz
A typical HMC Mode WRITE cycle is shown in Figure 36.
a. The Master (host) both asserts SEN (Serial Port Enable) and clears SDI to indicate a WRITE cycle,
followed by a rising edge of SCLK.
b. The slave (PLL) reads SDI on the 1st rising edge of SCLK after SEN. SDI low indi­cates a Write cycle
(/WR).
c. Host places the six address bits on the next six falling edges of SCLK, MSB first.
d. Slave registers the address bits in the next six rising edges of SCLK (2-7).
e. Host places the 24 data bits on the next 24 falling edges of SCK, MSB first.
f. Slave registers the data bits on the next 24 rising edges of SCK (8-31).
g. SEN is cleared on the 32nd falling edge of SCLK.
h. The 32nd falling edge of SCLK completes the cycle.
SCLK
SDI
1
2
3
4
5
6
7
8
28
29
30
31
32
t₂
t₃
x
/WR
a4
a3
a2
a1
ao
d23 d22 d3
d2
d1
d0
x
t₁
SEN
t₄
Figure 36. Serial Port Timing Diagram - HMC Mode WRITE
Irrliniecgfseohpntrsomsenoas_{Fftiisibtohoingilrirrtdyafunppirstnaerairdstisic}hesbesu_{eydmth,imebaddtyp9mlbeiAc7yaanlyiAt8}ai_{vorlnoe-neags2luoor5lDrgyt} eof_{0Drvtaohei-mcevn3}ericwi_dst_{3esissi4usetfsoo3}beur.nei_ptdtSliseeep_lvur_aelesca_cde_{•inf,iyectn9}oaopt_{7oriabofte8nroesdrn-}atas_2ecnoucy_5rbru_{sjiper0naac:frt-tteieAn3tnogat3necnrmhdia7gaeh3lnrnotegstlseg}i_fao_aobwffDxlAiepthn.a_{eo•atHuelvotonOgi}wnts_coDerotevi_{decrevseorei,.ct,herNnesIoor.onncl.FOPi,nohnOroeenpnTaereei:tcc7ewhT8,ne1wod-c3leowh2lgin9v.yae-o4rWnly7oa,a0gyla0o,ny•Pgd.WO.Octor.adoByepmo,rlax/oNchn9eoil1itn0rtoiew6rtde,aoeNmtorwosdw:rww,AwoMno.aadAlno,agM0loAD2ge0.0cv62oic0m2e6s2,-9In10c.6,}
Trademarks and registered tradem_Aark_ps_par_le_icth_ae _tp_ir_oop_nert_sy _uof_pth_peir_ore_rs_tp_:e_Pcti_hve_oo_nw_ene_:rs₉. _{78-250-3343 o}A_rpp_Rli_Fca_Mtio_Gn _-S_au_pp_ppo_sr_@t: _aPh_no_an_le_o:_g1_.-_c8_o00_m-ANALOG-D