DS695 Datasheet, PDF (6/27 Pages) Xilinx, Inc – XPS Thin Film Transistor

XPS Thin Film Transistor (TFT) Controller (v2.00a)
Chrontel I2C Interface
The Chrontel I2C interface logic is included in the design if the parameter C_TFT_INTERFACE is set to
1. This module consists of logic to configure the Chrontel CH-7301 video encoder chip. The
configuration sequence logic is hard coded in this module and the data is sent over I2C interface. This
core configures only the basic registers of the CH-7301 chip for DVI interface. The XPS TFT controller
remains in the reset state till the controller completes configuration of the Chrontel chip. The
description of these registers address and the configuration data is shown in Table 2. If the user wants
different configuration for the Chrontel chip, then user must configure the Chrontel chip externally. For
more information on the Chrontel DVI transmitter, please refer the Chrontel CH7301 DVI Transmitter
Device Specification.
Table 2: Chrontel CH-7301 Configuration Register Description
Register
Address
(hex)
Register
Name
Configuration
Data (hex)
Access
49
PM
C0
Write
21
DC
09
Write
33
TPCP
08
Write
34
TPD
16
Write
36
TPF
60
Write
Description
Power Management Register
DAC Control Register
PLL Charge Pump Control Register
PLL Divider Register
PLL Filter Register
Video Timing
The signal timings for 640x480 display using a 25 MHz pixel clock are shown in Table 3. The XPS TFT
controller takes 16.8 ms to display each 640x480 display frame at 60 Hz refresh rate on the TFT. Hence,
to display the complete frame on the TFT, user should not update the video memory start address (AR)
before this time frame.
Table 3: 640x480 Mode Display Timing
Symbol
Parameter
T_PULSE
T_Disp
T_PW
T_BP
T_FP
Sync pulse time
Display time
Pulse width time
Back porch time
Front porch time
Time
16.8 ms
15.4 ms
64 μs
992 μs
384 μs
Vertical Sync
Clocks
420000
384000
1600
24800
9600
Lines
525
480
2
31
12
Horizontal Sync
Time
Clocks
32 μs
800
25.6 μs
640
3.84 μs
96
1.92 μs
48
640 ns
16
6
www.xilinx.com
DS695 September 16, 2009
Product Specification