W83977ATF Datasheet, PDF (84/207 Pages) Winbond – WINBOND I/O

W83977ATF
PRELIMINARY
4.4.4 Reg4 - Advanced IR Control Register 2 (ADCR2)
Mode
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Advanced IR DIS_BACK - PR_DIV1 PR_DIV0 RX_FSZ1 RX_FSZ0 TX_FSZ1 TXFSZ0
Reset Value
0
0
0
0
0
0
0
0
Bit 7:
Bit 6:
Bit 5, 4:
DIS_BACK - Disable Backward Operation
A write to 1 disables backward legacy IR mode. When operating in legacy SIR/ASK-IR
mode, this bit should be set to 1 to avoid backward operation.
Reserved, write 0.
PR_DIV1~0 - Pre-Divisor 1~0.
These bits select pre-divisor for external input clock 24M Hz. The clock goes through the
pre-divisor, then input to baud rate divisor of IR.
PR_DIV1~0
00
01
10
11
Pre-divisor
13.0
1.625
6.5
1
Max. Baud Rate
115.2K bps
921.6K bps
230.4K bps
1.5M bps
Bit 3, 2:
RX_FSZ1~0 - Receiver FIFO Size 1~0
These bits setup receiver FIFO size when FIFO is enable.
RX_FSZ1~0
00
01
1X
RX FIFO Size
16-Byte
32-Byte
Reserved
Bit 1, 0:
TX_FSZ1~0 - Transmitter FIFO Size 1~0
These bits setup transmitter FIFO size when FIFO is enable.
TX_FSZ1~0
00
01
1X
TX FIFO Size
16-Byte
32-Byte
Reserved
- 65 -
Publication Release Date:April 1998
Revision 0.52