W83977ATF Datasheet, PDF (80/207 Pages) Winbond – WINBOND I/O

W83977ATF
PRELIMINARY
4.2.8 Set0.Reg7 - User Defined Register (UDR/AUDR)
Mode
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Legacy IR Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Advanced FLC_ACT UNDRN RX_BSY/ LST_FE/ S_FEND
IR
RX_IP RX_PD
Reset Value
0
0
0
0
0
Bit 2
Bit 2
0
0
Bit 1
Bit 1
LB_SF
Bit 0
Bit 0
RX_TO
0
0
Legacy IR Register:
This is a temporary register that can be accessed and defined by the user.
Advanced IR Register:
Bit 7 MIR, FIR Modes:
FLC_ACT - Flow Control Active
Set to 1 when the flow control occurs. Cleared to 0 when this register is read. Note that
this will be affected by Set5.Reg2 which controls the SIR mode switches to MIR/FIR
mode or MIR/FIR mode operated in DMA function switches to SIR mode.
Bit 6 MIR, FIR Modes:
UNDRN - Underrun
Bit 5
Set to 1 when transmitter is empty and S_FEND (bit 3 of this register) is not set in PIO
mode or no TC (Terminal Count) in DMA mode. Cleared to 0 after a write to 1.
MIR, FIR Modes:
RX_BSY - Receiver Busy
Set to 1 when receiver is busy or active in process.
Remote IR mode:
RX_IP - Receiver in Process
Bit 4:
Set to 1 when receiver is in process.
MIR, FIR modes:
LST_FE - Lost Frame End
Set to 1 when a frame end in a entire frame is lost. Cleared to 0 when this register is
read.
Remote IR Modes:
RX_PD - Receiver Pulse Detected
Set to 1 when one or more remote pulses are detected. Cleared to 0 when this register is
read.
- 61 -
Publication Release Date:April 1998
Revision 0.52