English
Language : 

TI380PCI Datasheet, PDF (8/36 Pages) Texas Instruments – PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS
TI380PCI
PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS
SPWS020 – AUGUST 1995
Pin Functions – Burned-In Address Emulation Interface†
PIN
NAME
NO.
MBLCK1
131
MADH00
99
MADH01
98
MADH02
97
MADH03
96
MADH04
95
MADH05
93
MADH06
92
MADH07
91
MBIAEN
19
I/O‡
I
Local memory bus clock 1.
DESCRIPTION
Local memory address, data, and status bus — high byte. For the first quarter of the local memory cycle,
I/O
MADH00 – MADH07 monitor address bits AX4 and A0 to A6; for the second quarter they monitor status
bits, and for the third and fourth quarters they carry data bits 0 to 7. The most significant bit is MADH00,
and the least significant bit is MADH07.
Burned-in address enable. MBIAEN enables the output of data on the MADHxx lines during BIA
I
accesses.
MAX2
MAX0
18
Local memory extended address bit. For the first quarter of a local memory cycle MAX2 monitors AX2.
For quarters two through four, MAX2 monitors A14.
9
I
Local memory extended address bit. For the first quarter of a local memory cycle MAX0 monitors AX0.
For quarters two through four, MAX0 monitors A12.
MROMEN
8
I
MROMEN monitors the local memory bus ROM enable signal.
† The TI380PCI BIF pin names correspond to a subset of the local memory bus interface pins on a TI380C2x. Like-named pins on the two devices
are intended to be connected to each other. Consult the TI380C2x data sheets for more information on individual pins.
‡ I = in, O = out
8
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443