DS90UB925Q-Q1 Datasheet, PDF (41/51 Pages) Texas Instruments – 5 to 85 MHz 24-Bit Color FPD-Link III Serializer With Bidirectional Control Channel

www.ti.com
9 Power Supply Recommendations
DS90UB925Q-Q1
SNLS407D – APRIL 2012 – REVISED OCTOBER 2014
9.1 Power Up Requirements and PDB Pin
The VDDs (V_DD33 and V_DDIO) supply ramp should be faster than 1.5 ms with a monotonic rise. A large capacitor
on the PDB pin is needed to ensure PDB arrives after all the VDDs have settled to the recommended operating
voltage. When PDB pin is pulled to V_DDIO = 3.0V to 3.6V or V_DD33, it is recommended to use a 10 kΩ pull-up and
a >10 uF cap to GND to delay the PDB input signal.
All inputs must not be driven until V_DD33 and V_DDIO has reached its steady state value.
This device is designed to operate from an input core voltage supply of 3.3V. Some devices provide separate
power and ground terminals for different portions of the circuit. This is done to isolate switching noise effects
between different sections of the circuit. Separate planes on the PCB are typically not required. Terminal
description tables typically provide guidance on which circuit blocks are connected to which power terminal pairs.
In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs.
9.2 CML Interconnect Guidelines
See AN-1108 (SNLA008) and AN-905 (SNLA035) for full details.
• Use 100Ω coupled differential pairs
• Use the S/2S/3S rule in spacings
– – S = space between the pair
– – 2S = space between pairs
– – 3S = space to LVCMOS signal
• Minimize the number of Vias
• Use differential connectors when operating above 500 Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the Texas
Instruments web site at: www.ti.com/lvds.
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: DS90UB925Q-Q1
Submit Documentation Feedback
41